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ABSTRACT
The consumer’s demand for state-of-the-art multimedia devices such as smart phones
and tablet computers has forced manufacturers to provide more system features to compete
for a larger portion of the market share. The added features increase the power consump-
tion and heat dissipation of integrated circuits, depleting the battery charge faster. There-
fore, low-power high-efﬁciency circuits, such as the class-D audio ampliﬁer, are needed to
reduce heat dissipation and extend battery life in mobile devices. This dissertation focuses
on new design techniques to create high performance class-D audio ampliﬁers that have
low power consumption and occupy less space.
The ﬁrst part of this dissertation introduces the research motivation and fundamentals
of audio ampliﬁcation. The loudspeaker’s operation and main audio performance met-
rics are examined to explain the limitations in the ampliﬁcation process. Moreover, the
operating principle and design procedure of the main class-D ampliﬁer architectures are
reviewed to provide the performance tradeoffs involved.
The second part of this dissertation presents two new circuit designs to improve the
audio performance, power consumption, and efﬁciency of standard class-D audio ampli-
ﬁers. The ﬁrst work proposes a feed-forward power-supply noise cancellation technique
for single-ended class-D ampliﬁer architectures to improve the power-supply rejection ra-
tio across the entire audio frequency range. The design methodology, implementation,
and tradeoffs of the proposed technique are clearly delineated to demonstrate its simplic-
ity and effectiveness. The second work introduces a new class-D output stage design
for piezoelectric speakers. The proposed design uses stacked-cascode thick-oxide CMOS
transistors at the output stage that makes possible to handle high voltages in a low voltage
standard CMOS technology. The design tradeoffs in efﬁciency, linearity, and electromag-
ii
netic interference are discussed.
Finally, the open problems in audio ampliﬁcation for mobile devices are discussed
to delineate the possible future work to improve the performance of class-D ampliﬁers.
For all the presented works, proof-of-concept prototypes are fabricated, and the measured
results are used to verify the correct operation of the proposed solutions.
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NOMENCLATURE
BTL Bridge Tied Load
CDA Class-D Ampliﬁer
CMOS Complementary Metal Oxide Semiconductor
DMOS Double-Diffused Metal Oxide Semiconductor
DEMOS Drain Extended Metal Oxide Semiconductor
EM Electromagnetic
EMI Electromagnetic Interference
GBW Gain Bandwidth Product
IMD Intermodulation Distortion
LDMOS Laterally Diffused Metal Oxide Semiconductor
NMOS Negative Channel Metal Oxide Semiconductor
PCB Printed Circuit Board
PFM Pulse Frequency Modulation
PMOS Positive Channel Metal Oxide Semiconductor
PSRR Power Supply Rejection Ratio
PWM Pulse Width Modulation
PZ Piezoelectric
RMS Root Mean Square
SNR Signal to Noise Ratio
SMC Sliding Mode Control
SPL Sound Pressure Level
THD Total Harmonic Distortion
THN+N Total Harmonic Distortion plus Noise
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1. INTRODUCTION
1.1 Motivation
The consumer’s demand for state-of-the-art multimedia devices such as smart phones
and tablet computers has forced manufacturers to provide more system features to compete
for a larger portion of the market share. All these extra features expand the number of
applications for these devices, but at the expense of increased power consumption and less
battery life. Therefore, high-efﬁciency integrated circuits are needed to extend the battery
life of the device.
The audio reproduction feature has become a standard in mobile devices where its
high demand has increased the market size for audio integrated circuits at a tremendous
rate from around $2.28 billion in 2013 to an estimated $2.51 billion in 2014 [1]. Thus,
audio ampliﬁers with low power consumption, high efﬁciency, and high audio quality are
in high demand.
The class-D ampliﬁer (CDA) can operate with high efﬁciency while providing high
audio quality [2, 3, 4, 5, 6, 7]. However, conventional loudspeakers used in mobile devices
require large amounts of power to operate, thereby limiting the battery life despite the
ampliﬁer’s high efﬁciency. The piezoelectric (PZ) speaker is an alternative that provides
high audio quality with low power consumption, but there are few audio ampliﬁers capable
to drive these speakers. Available ampliﬁers have large power consumption and poor audio
quality, lessening the impact and beneﬁt of PZ speakers in mobile devices. Thus, a high-
efﬁciency, low-power audio ampliﬁer for PZ speakers that provides high audio quality is
needed.
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Another important requirement is that the CDA in mobile devices has to be connected
directly to the battery, providing the maximum amount of available power to the load
[8, 9]. To reduce the space occupied by integrated circuits, system-on-chip (SOC) ap-
plications connect the digital circuits to the same supply as the analog circuits [3, 10].
Consequently, any noise on the battery power-supply plane is mixed together with the
audio signal, degrading the audio ampliﬁer performance. Hence, a good power-supply re-
jection ratio (PSRR) performance is highly desirable in the CDA. Conventional ampliﬁers
increase the power consumption and/or complexity to achieve high PSRR. Thus, a simple
and low power solution to increase the PSRR is essential in portable devices.
1.2 Research impact
This dissertation focuses on the design of integrated CDA circuits for mobile devices,
addressing the issues of driving a low power PZ speaker, and improving the PSRR in the
CDA with minimal added power dissipation. New architectures and design techniques for
high performance audio ampliﬁers are introduced to extend battery life and occupy less
space.
Nowadays, modern society is taking advantage of the multi-functionality of portable
multimedia devices for productivity, education, and entertainment. Loudspeakers and
headphones have become a standard in these devices, and having a portable device that
provides accessibility and convenience for long periods of time is highly desirable. There-
fore, enabling low-power high-efﬁciency audio ampliﬁers would provide longer battery
life for extended phone calls, remote conferencing, video streaming, games, and music.
The potential of the presented dissertation research would beneﬁt any individual that
takes advantage of the multi-functionality of mobile devices. The global leaders in CMOS
integrated circuits could leverage the research developments presented in this dissertation
to provide mobile devices with extended battery life.
2
1.3 Dissertation organization
This dissertation is organized as follows. Section 2 reviews the fundamentals of audio
ampliﬁcation. The principles of sound and audio, the loudspeaker’s operation, and the
main audio performance metrics are described to explain the limitations involved in the
audio ampliﬁcation process. A brief review on audio ampliﬁer classiﬁcation and opera-
tion is discussed to show the efﬁciency advantage of the CDA over other conﬁgurations.
Typical speciﬁcations of commercial class-D ampliﬁers are provided to understand the
performance requirements in mobile devices.
In Section 3, the operating principle and design procedure of the CDA are examined
to provide a broad view of the design tradeoffs involved. The design requirements of
the main building blocks in close loop architectures with different modulation techniques
are discussed. The main CDA output stage conﬁgurations are examined as well as their
performance tradeoffs.
Signal output
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Audio input
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output 
stage
Supply noiseCancellation technique
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Figure 1.1: Proposed solution to cancel supply noise (Section 4).
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Section 4 presents a feed-forward cancellation technique for single-ended class-D au-
dio ampliﬁer architectures to improve the PSRR performance with low power consump-
tion, as illustrated in Fig. 1.1. The design methodology, implementation, and tradeoffs of
the proposed technique are clearly delineated to demonstrate its simplicity and effective-
ness. Simulation and experimental results are provided to verify the correct operation of
the proposed technique.
Battery-voltage
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Proposed
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output stage
High-voltage 
class-D 
output stage
Battery life 
Battery life
Battery-voltage
supply
770 hrs
5 hrs
Electromagnetic 
speaker
Piezoelectric 
speaker
Figure 1.2: Proposed solution to drive piezoelectric speakers (Section 5).
Section 5 introduces a new CDA for driving PZ speakers to extend battery life, as
depicted in Fig. 1.2. The PZ speaker’s small form factor and low power consumption
provide an attractive alternative for conventional loudspeakers. The design tradeoffs of
the CDA for driving PZ speakers are examined. A new monolithic implementation is
4
proposed that uses stacked-cascode thick-oxide CMOS transistors at the class-D output
stage, avoiding expensive high-voltage semiconductor devices to handle high voltages in
a low voltage standard CMOS technology. The design methodology, implementation, and
tradeoffs are provided as well as the experimental results.
The open problems in audio ampliﬁcation for mobile devices are explained in Section
6 to describe the CDA trends to reduce the cost and EMI of the ampliﬁer; audio CODEC
processors are brieﬂy explained to leverage the understanding of the CDA to apply it for
low power low voltage analog-to-digital converters. Section 7 summarizes this disserta-
tion. Appendix A is included to brieﬂy detail the operation of a class-G ampliﬁer with a
proposed solution to increase the linearity of the ampliﬁer during supply transitions with
low power consumption. Appendix B presents more details for a non-linear controller in
the class-D ampliﬁer to achieve high PSRR using integral sliding mode control.
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2. FUNDAMENTALS AND METRICS OF AUDIO AMPLIFICATION
2.1 Principles of sound and audio
An audio ampliﬁer is a device that takes an input electrical signal representing the
desired audio information, ampliﬁes it, and delivers it to a transducer that converts the
electrical signal back to audio as described in Fig. 2.1. The input signal can be either
digital or analog, but the output signal has to be analog since the audio transducer only
operates with continuous time signals.
The main objective of the audio ampliﬁer is to accurately drive the audio transducer
with the ampliﬁed output signal. To understand the tradeoffs involved in the design of
audio ampliﬁers, it is useful to review the basics on sound and audio signals.
2.1.1 Sound and audio deﬁnition
Sound is typically deﬁned as a mechanical pressure wave that propagates through a
medium such as air or water. It originates from a vibration source that displaces the
medium particles in a backward and forward motion. This pattern is characterized with
some generic properties such as wavelength, period, amplitude, and direction.
The wavelength of the audio waveform (λ ) is the distance that the sound travels in
a single direction along a medium in a repeating pattern between consecutive points of
the same phase as observed in Fig. 2.2. The typical audio signal contains many different
wavelengths with distinct amplitudes, but is typically simpliﬁed as a collection of sinu-
soidal waves. The frequency of the signal, expressed in cycles per second, is expressed
as,
f =
c
λ
(2.1)
where c is the velocity of sound that in air takes the value of 331.45 m/s.
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The fundamental frequency of the audio waveform is the greatest common divisor
of the frequency of all the different frequency components of the signal. The typical
audio frequency spectrum that is perceptible by humans ranges from 20 Hz to 20 kHz,
or wavelengths from 16.5 mm to 16.5 m. However, most of the applications in mobile
devices do not require the full range; voice communication only contain signals in the 300
Hz to 3 kHz range, and music reproduction could contain signals from 20 Hz up to 5 kHz
for different music styles.
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Figure 2.1: Audio ampliﬁer operation.
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Figure 2.2: Audio waveform across distance.
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The high end of the audio frequency spectrum (5 kHz up to 20 kHz) is rarely processed
in mobile devices since it is only used in highly specialized professional audio applications
like orchestra music reproduction.
2.1.2 Sound pressure level
The loudness of the sound wave has been difﬁcult to characterize since each individual
perceives the sound pressure differently, depending on age, lifestyle, health, among other
circumstances. Therefore, a more formal metric is used to deﬁne how strong a sound wave
is by measuring the difference, in a given medium, between a reference pressure (Pre f ) and
the pressure in the sound wave (Pwave).
The unit to measure pressure is deﬁned as a pascal (Pa = 1 N/m2). As the human ear
can detect sounds with a wide range of amplitudes, the sound pressure is often measured
using a logarithmic scale such as the decibel. Therefore, the sound pressure level (SPL)
can be deﬁned as,
SPL= 20log10
Pwave
Pre f
(2.2)
where Pre f = 20μPa is typically used since it is considered the threshold of human hearing
for the sound propagating through air. The SPL can be measured using an instrument
called a sound level meter [11] that senses the changes in pressure using a calibrated
microphone and interprets the pressure difference to give a readout in the selected range.
High SPL extended exposure can deteriorate a person’s hearing by damaging sensitive
inner-ear organs.
The typical SPL for conversational speech at 1m is 60 dB, while for a rock concert at
1m of the speaker is 100 dB; in mobile devices, the SPL performance can range from 60
dB up to 120 dB at short distances [12, 13, 14]. Other SPL examples are tabulated in table
2.1 for different scenarios.
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The importance of the SPL is that it gives a metric to compare different audio transduc-
ers for different scenarios. The overall audio system loudness will depend on how much
SPL the system can produce at a given distance.
Table 2.1: SPL example levels
Example SPL (dB) at 1 m
Rustling of leaves 20
Quiet room 40
Conversation 60
Road with busy trafﬁc 80
Noisy factory 90
Construction truck 100
Jet engine 120
Threshold of pain 140
2.2 Loudspeaker transducers in mobile devices
The audio reproduction function in mobile devices can be classiﬁed in two applica-
tions. First, small audio transducers are used in headphone applications where the sound
wave only travels a few centimeters into the ear canal; these are used commonly for hands-
free conversations and music listening. Second, moderate audio transducers are used as
loudspeakers for video conferences, video games, and other applications where the sound
wave has to travel a few meters.
The electric impedance of the speakers used in these applications greatly inﬂuences
the design of the audio ampliﬁer. Thus, an understanding of their physical construction
and operation is needed to analyze their limitations and tradeoffs.
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2.2.1 Electromagnetic speaker
The preferred speaker is the electromagnetic (EM) speaker, consisting of a magnet, a
voice coil, and an acoustic cavity, as shown in Fig. 2.3. However, a large form factor is
required in the EM speaker to deliver high SPL [15]. The typical materials used for the
EM speaker construction are copper for the voice coil, plastic for the diaphragm, acryloni-
trile butadiene styrene (ABS) for the frame, and Neodymium for the magnet. It operates
by applying an electrical current through the voice coil to induce an electromagnetic ﬁeld
which in turn will generate a displacement of the acoustic diaphragm. Since the electro-
magnetic coupling factor is very small between the amount of electric current consumed
to the amount of magnetic ﬁeld produced, a large magnet and wide air cavity are needed
to produce sound [11, 16].
Diaphragm
Voice coil
Air cavity
Magnet Frame
32 mm
10 mm
Figure 2.3: EM speaker physical structure side view.
The electrical impedance of a typical EM speaker across the audio frequency band-
width is shown in Fig. 2.4. It can be observed that, on average, it behaves as a low value
impedance between 4 to 32 Ω. A typical impedance value for most EM loudspeakers is 8
Ω while for EM headphones it is 32 Ω.
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This means, that the ampliﬁer has to output large electrical current through the voice
coil to generate high SPL.
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Figure 2.4: EM electrical impedance versus frequency.
An interesting point to note is that the EM speaker’s low impedance requires large out-
put power to operate, quickly consuming the battery life of mobile devices. For example,
to produce 90 dB of SPL from an 8 Ω EM speaker, the battery has to provide around 1 W
of average power or 353 mA of load current [15, 17, 18]. The battery life can be calculated
as,
Battery li f e (hours) =
Battery capacity (mAh)
Load current (mA)
. (2.3)
If a typical lithium-ion battery with 2000 mAh capacity is used with an ideal 100%
efﬁcient audio ampliﬁer, the battery life only considering the EM speaker current con-
sumption would be 5.67 hours.
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In real applications, the audio ampliﬁer current consumption would also be included in
the calculation, decreasing even more the battery life; typical current consumption for au-
dio ampliﬁers in mobile applications range from 1 mA to 10 mA. Thus, EM loudspeakers
limit the battery life despite the audio ampliﬁer’s high efﬁciency and low current consump-
tion.
2.2.2 Piezoelectric speaker
The physical structure of a typical PZ speaker is shown in Fig. 2.5 where a PZ element
is attached to a ﬁlm encased between a front panel and rear panel. Typical materials used
for its construction are polycarbonate for the front and real panel, plastic resin or metal
for the ﬁlm, and lead zirconate titanate for the PZ element. The PZ element deﬂects
with voltage applied across its terminals, causing the ﬁlm to warp and bend up and down
according to the voltage applied across the PZ element. The deﬂecting/bending action
creates pressure waves pushing air through one or more openings that are arranged on the
front panel that resonate and amplify the response of the speaker.
Front 
Panel Film
Rear PanelPZ Element
4.5 mm
32 mm
Figure 2.5: PZ speaker physical structure side view.
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The PZ element in the speaker is typically a multilayer ceramic component that be-
haves electrically as a capacitor across the audio frequency bandwidth [19]. Fig. 2.6
shows the measured impedance versus frequency of a typical PZ speaker in comparison to
the EM speaker impedance. It can be observed that for most of the audio frequency spec-
trum, the PZ speaker has an impedance orders of magnitude larger than the EM speaker
impedance. This allows the audio ampliﬁer to use very low power to operate the speaker,
improving the battery life of mobile devices.
The capacitive behavior of the PZ speaker is highly reactive, meaning that the energy
applied to the transducer is stored and most of it is returned to the supply each signal cycle.
Ideally, this will allow almost no average power consumption from the battery, but the PZ
speaker has some dielectric losses in the ceramic material that will dissipate some power
as heat. Typical dissipation factors range from 0.4% up to 1% with quality factors > 50
for most PZ speakers available.
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Figure 2.6: PZ and EM speakers impedance versus frequency comparison.
13
The following example will illustrate the PZ speaker’s low power consumption. To
produce the same 90 dB of SPL from the PZ speaker with a 338 Ω equivalent impedance
at 1 kHz and dissipation factor of 1%, the battery only needs to provide 1.2 mW of average
power or 133 μA of load current, as will be detailed in Section 5. If the same lithium-ion
battery with 2000 mA/h capacity is used solely for the audio ampliﬁer driving the PZ
speaker, the battery life calculated using (2.3) would be 15,000 hours. That is a battery
life extension of 2645x times compared to the EM speaker. However, in real applications,
the audio ampliﬁer current consumption would be dominant, limiting the battery life. If
the ampliﬁer has a current consumption of 2.46 mA, the real battery life would be 770 hrs.
The PZ speaker provides low power consumption and high SPL, making it an attractive
alternative for mobile devices, especially when used with low power high efﬁciency audio
ampliﬁers.
Typical voltage levels across the PZ speaker terminals should be in the range of 10-20
Vpp to achieve the maximum SPL, and could be generated from the battery using high-
efﬁciency step-up voltage circuits [20, 21, 22]. Commercial audio ampliﬁers for PZ speak-
ers provide high-voltage outputs using these circuits, but their distortion and power con-
sumption is still large [23, 24, 25, 26]. Thus, new circuits for PZ speakers that dissipate
less power and produce less distortion are desirable. Section 5 introduces a new audio
ampliﬁer for PZ speakers that addresses these issues.
2.3 Performance metrics of audio ampliﬁers
To determine the quality of an ampliﬁer, it is necessary to understand the main per-
formance metrics in the audio ampliﬁcation process. The metrics will be used in each
proposed work throughout this dissertation to compare the obtained results with the state-
of-the-art. The most used signal to measure these metrics is a sinusoidal waveform, typi-
cally at 1 kHz.
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This is because a sinewave behaves as a single tone in the frequency domain, and its
frequency harmonics up to the 20th harmonic are within the audio frequency band. Thus,
they are easy to identify and use for various performance metrics.
2.3.1 Total harmonic distortion plus noise
The total harmonic distortion plus noise (THD+N) metric measures the amount of dis-
tortion that is generated by the ampliﬁcation process compared with the fundamental input
frequency, including the total noise produced by the ampliﬁer. The THD+N is deﬁned as
the ratio of the fundamental frequency power to the sum of the harmonics power plus noise
power as,
THD+N =
√
N
∑
i=2
V 2i
V1
+
V 2n
V1
(2.4)
where Vi is the RMS voltage of the nth harmonic, Vn is the integrated noise RMS voltage
in the bandwidth of interest, and V1 is the fundamental frequency RMS voltage. If the
noise is not accounted and only the linearity is of interest, then a total harmonic distortion
(THD) calculation can be used as,
THD=
√
N
∑
i=2
V 2i
V1
. (2.5)
The THD+N metric is the most accepted deﬁnition for audio quality of the system
since real ampliﬁers will have noise that is not accounted in the THD metric. For example,
for different ampliﬁers that have the same THD but they operate at different power levels,
a largeV1 would reduce the effect ofVn in the THD+N; but for a smallV1, the contribution
of Vn is larger, increasing the THD+N, as observed in (2.4). Thus, using the THD metric
to compare ampliﬁers with different output power levels would be unfair.
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The THD+N is typically measured against a sweep of output amplitudes for a single
signal frequency, or for a sweep of frequencies from 20 Hz to 20 kHz for a single output
amplitude. Since the THD+N varies several orders of magnitudes, the measured value can
be expressed in logarithmic scale or percentage as expressed in table 2.2.
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Figure 2.7: THD+N typical plot against output power for audio ampliﬁers.
Table 2.2: THD+N measurement units
Decibel (dB) Percentage (%)
0 100 %
-20 10 %
-40 1 %
-60 0.1 %
-80 0.01 %
-100 0.001 %
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A typical THD+N plot against the output power for a 1 kHz signal is illustrated in Fig.
2.7, where 3 regions can be identiﬁed. The ﬁrst region is at low output powers where the
THD+N value is dominated by the noise of the circuit. The second region is at medium
to high output power where the THD+N value is dominated by the distortion of the output
signal. The third region is when the output signal amplitude reaches the supply voltage
value and it starts to clip, increasing the distortion drastically as observed in Fig. 2.7.
Other frequency tones can be used to compare the THD+N of an audio ampliﬁer for
a ﬁxed output amplitude. A special case is for a 6.6 kHz input signal since the output
THD+N would be dominated by the third harmonic (V3=19.8 kHz) that is at the high limit
of the audio frequency spectrum. This test signal gives the worst case scenario THD+N
number of the ampliﬁer. Typical THD+N values for commercial audio ampliﬁers in mobile
devices range from -65 dB to -110 dB.
2.3.2 Signal to noise ratio
The signal to noise ratio (SNR) is a metric that deﬁnes the ratio of the signal power
to the noise power of the ampliﬁer. Noise sources come from the power supply hum (60
Hz), switching noise, thermal noise from the circuit components in the ampliﬁer, and radio
frequency interference. The audio ampliﬁer noise ﬂoor integrated over the audio frequency
spectrum is typically used for the measurement. The SNR can be expressed as,
SNR= 10log
Po
Pn
∼= 20logVo
Vn
(2.6)
whereVo is the output voltage amplitude of the fundamental frequency of the audio signal,
and Vn is the integrated output noise of the ampliﬁer. Fig. 2.8 shows a typical frequency
spectrum for an audio ampliﬁer where the noise ﬂoor and the signal harmonics can be
observed. The noise ﬂoor is obtained by measuring the output of the audio ampliﬁer with
no audio signal.
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2.3.3 Power supply rejection ratio
The power supply rejection ratio (PSRR) is a metric that deﬁnes the ratio between the
output signal to the noise signal introduced by the supply of the ampliﬁer. This metric is
important since battery-powered devices share the audio ampliﬁer’s power supply plane
with the same noisy power supply plane of digital circuits. The supply noise mixes with
the audio and carrier signals, degrading the overall THD+N performance. Moreover, the
supply noise rejection needs to be high over the whole audio frequency spectrum, to avoid
a degradation of the THD+N. Since the supply noise could be orders of magnitude smaller
than the output signal, the PSRR is typically expressed in decibels as,
PSRR= 20log
Vn
Vo
= 20logVn−20logVo. (2.7)
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Figure 2.8: Typical output frequency spectrum for audio ampliﬁers.
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This metric is measured when there is no audio signal present (idle condition) and
the noise signal is swept across the audio frequency spectrum. A special case is for the
noise signal at 217 Hz; this tone is especially important for audio ampliﬁers in cell phone
devices since it represents the GSM burst used for the device communication. Therefore,
if the audio ampliﬁer is intended for a cell phone application, it must have a high PSRR
performance also at low frequencies.
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Figure 2.9: PSRR measurement example for a noise signal at 217 Hz with -20 dB ampli-
tude.
Fig. 2.9 illustrates a sample PSRR measurement where an input -20 dB tone signal
at 217 Hz is applied to the ampliﬁer, and the output signal frequency spectrum is used to
extract the signal output, supply noise, and PSRR values.
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Since the plot shows the value in logarithmic scale, the PSRR is the difference between
the Vo and Vn in decibels that for this example is around 65 dB. The PSRR performance
of the audio ampliﬁer is highly dependent on the topology of the ampliﬁer and the output
stage connecting the battery supply to the output.
2.3.4 Power supply intermodulation distortion
The PSRR metric characterizes the supply noise rejection at the idle condition when
no audio signal is present. However, during normal operation, the supply noise and the
audio signal are present in the ampliﬁer. The power supply intermodulation distortion
(PS-IMD) measures the interaction between the noise and audio signals. The PS-IMD is
the amplitude modulation between noise and audio signals at different frequencies. The
intermodulation products occur since all ampliﬁers are non-linear circuits that generate
harmonics, and they are located at multiples of the sum and difference frequencies of the
audio and noise signal frequencies.
The PS-IMD can be measured from the frequency spectrum of the output signal, as
show in Fig. 2.10, where an audio signal at 1 kHz and a noise signal at 217 Hz generate
two dominant intermodulation products at 783 Hz and 1217 Hz. The PS-IMD can be
expressed as the magnitude ratio between the intermodulation products to the fundamental
as,
PS− IMD= 20log Vo
VIMD
= 20logVo−20logVIMD (2.8)
where VIMD is the intermodulation product amplitude, and Vo is the fundamental audio
signal amplitude. The PS-IMD metric is highly correlated with the linearity of the system
and its PSRR performance. If the ampliﬁer has poor PSRR and high distortion, then the
PS-IMD will be poor.
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2.3.5 Power efﬁciency
One of the most important metrics for audio ampliﬁers in mobile devices is the power
efﬁciency (η). This metric represents how much of the energy provided by the battery
is effectively used for the intended purpose of audio ampliﬁcation. In other words, if
the audio ampliﬁer consumes/dissipates power due to its biasing or power loss, then the
efﬁciency will be less than 100 %.
The power efﬁciency is typically estimated as the output power divided by the input
(supply) power, using the average power deﬁnition over a sinewave signal period (T =
2π/ω) as,
Pavg =
1
T
∫ T
0
v(t) · i(t) ·dt =VRMS · IRMS · cos(ϕ) (2.9)
where the phase angle between the current relative to the voltage is represented by ϕ .
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Figure 2.10: PS-IMD measurement example for a noise signal at 217 Hz and audio signal
at 1 kHz.
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For an EM speaker, the load appears as almost resistive, and the term cos(ϕ) in the
output power is close to one, meaning that the voltage and current are in phase, and the
power is being dissipated in the load, as observed in the average power in Fig. 2.11.
Therefore, the power efﬁciency for EM speakers could be deﬁned as [27],
η =
Po,avg
Pi,avg
=
Po,avg
Po,avg+Ploss,avg
= 1− Ploss,avg
Pi,avg
(2.10)
where the Po,avg is the average output power delivered to the load, Pi,avg is the average input
power consumed from the battery, and Ploss,avg is the average power loss in the audio am-
pliﬁer. In general, most of the audio ampliﬁer applications are targeted for EM speakers;
thus, this efﬁciency deﬁnition is typically used.
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Figure 2.11: Instantaneous and average power for a EM speaker with ϕ < 15°.
The PZ speaker is a highly reactive speaker alternative that offers very low power
consumption, as discussed in Section 2.2.2.
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Its capacitive nature needs a different deﬁnition of power efﬁciency since the current
leads the voltage by almost 90 degrees, causing the term cos(ϕ) to be close to zero, and
appearing as if very little power is being dissipated by the load, as observed in the average
power in Fig. 2.12. This happens because the energy supplied by the battery is stored in
the reactive load and returned to the battery each cycle. If the average output power is used
for the efﬁciency deﬁnition in (2.10), the efﬁciency will appear very low [28].
Another alternative is to deﬁne the efﬁciency in terms of energy transfer between the
supply and load [29, 30]. However, the energy analysis requires an estimation of the energy
for each switching cycle, making it a complex procedure. A more suitable deﬁnition of the
ampliﬁer’s power efﬁciency for capacitive transducers has been proposed in [31, 32, 33],
where the apparent power is used for the efﬁciency calculation.
The apparent power, measured as Papp =VRMS · IRMS, is the magnitude of the complex
power vector which contains the information of the reactive power and the average or real
power, as observed in Fig. 2.13. The complex power is the general representation for the
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Figure 2.12: Instantaneous and average power for a PZ speaker with ϕ ∼= 90°.
23
voltage and current product, and it can be expressed as,
Pcomp = Pav+Preac = Pcomp cosϕ +Pcomp sinϕ. (2.11)
Thus, the ampliﬁer’s power efﬁciency for capacitive loads is deﬁned as [32, 33, 31],
ηPZ =
Po,app
Pi,app
=
Po,app
Po,app+Ploss,app
=
1
1− Ploss,app
Po,app
(2.12)
Po,app =Vo,RMS · Io,RMS ∼=
V 2o,RMS
|ZL( jω)| (2.13)
where ZL( jω) is the equivalent impedance of the PZ speaker at the operating frequency.
This efﬁciency deﬁnition states that the ampliﬁer has to process the apparent power re-
quired by the PZ speaker with the minimum power dissipation. In other words, the aver-
age input power reﬂects the power dissipation of the system. This is important since the
audio ampliﬁer has to be designed for a large capacitive load with low power dissipation.
More details about the ampliﬁer design for PZ speakers and its efﬁciency is addressed on
Section 5.
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Figure 2.13: Complex power deﬁnition.
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2.4 Audio ampliﬁer classiﬁcation
The audio ampliﬁer can process the audio signal as a linear operation continuously
in time and amplitude, or as a non-linear operation continuously in time but discretely in
amplitude. The linear audio ampliﬁers process the signal with an output stage conﬁgured
as a current source, while the non-linear audio ampliﬁers have a switching output stage
that process the signal with a modulation scheme.
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Figure 2.14: Main linear ampliﬁcation classes.
The main linear ampliﬁcation classes are summarized in Fig. 2.14. The audio ampli-
ﬁer is typically conﬁgured as a voltage follower with enough output current to drive the
impedance of the speaker. The main ampliﬁer linear classes are the class-A, class-B, class-
AB, and class-C. The linear ampliﬁers’ biasing point deﬁnes the range of the input signal
that they can amplify at the output with a tradeoff between linearity and power dissipation.
The class-A ampliﬁer outputs 100% of the signal swing, providing minimum distor-
tion; but, its output stage biasing point is placed at half the maximum amplitude of the
signal, dissipating large power.
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The class-B ampliﬁer’s biasing point is chosen to output only 50% of the signal swing;
the small biasing point decreases the power consumption, but at the expense of large distor-
tion. The class-AB operation combines the reduced power dissipation and low distortion
of the class-B and class-A, respectively; but, it requires a complex biasing scheme to op-
erate [34, 35]. The class-C ampliﬁer’s biasing point is chosen to output less than 50% of
the output swing to lower the power dissipation drastically; however, its high distortion
prohibits its use for audio applications.
Other more advanced ampliﬁer classes have been proposed to increase the power efﬁ-
ciency of linear ampliﬁers such as the class-G and class-H. The class-G ampliﬁer provides
better power efﬁciency compared with the class-AB operation [36, 37, 38]. The efﬁciency
improvement is achieved by reducing the supply voltage for smaller output signals, and
thus, reducing the power dissipation. The power-supply transition is achieved without af-
fecting the dynamic range of the output signal, as observed in Fig. 2.15. However, the
distortion during the supply transition can be detrimental in the performance of the am-
pliﬁer. The detailed class-G operation and a case study to minimize the supply-transition
distortion are presented in Appendix A.
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Figure 2.15: Class-G ampliﬁer operation.
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The class-H ampliﬁer operates in a similar way as the class-G ampliﬁer by continu-
ously changing the supply voltages as observed in Fig. 2.16. The smooth supply transitions
allow very low distortion and improved efﬁciency in the ampliﬁcation process since the
supply is high only when needed by the signal. However, a dedicated power management
circuit is required to adapt the supply voltages according to the input signal, degrading the
overall efﬁciency beneﬁts, and increasing the cost and power consumption of the audio
ampliﬁer.
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Figure 2.16: Class-H ampliﬁer operation.
The class-G and class-H ampliﬁers improve the power efﬁciency of the ampliﬁer by
switching the supply voltage for different levels of output signal. However, the biasing’s
power dissipation still exist during the ampliﬁcation process. Another alternative is to keep
a ﬁxed supply voltage but switch the output signal between the supply voltages to operate
the output stage as a digital switch. This operation is known as a class-D operation, where
the continuous input signal is modulated by a high frequency carrier that generates a stream
of pulses that are applied to the load, as observed in Fig. 2.17.
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The class-D operation can be better understood by looking at the output frequency
spectrum of the modulated signal, as shown in Fig. 2.18; the frequency spectrum has
the audio fundamental frequency (ωo) and its harmonics (nωo) plus the modulation carrier
signal frequency (ωSW ) located at higher frequencies out of the audio band. The harmonics
are generated since the non-ideal modulator and limited slew rate in the output stage distort
the signal.
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Figure 2.17: Class-D ampliﬁer operation, time domain.
The low frequency components of the modulated output signal represents the desired
audio information. Thus, a passive low pass ﬁlter is used to recover the audio signal
information at the speaker. This output ﬁlter is implemented with an inductor and capacitor
to avoid degrading the efﬁciency. The typical cut-off frequency for the output ﬁlter is 20
kHz to include the whole audio frequency band.
The advantage of this discontinuous operation of the class-D ampliﬁer compared to the
conventional ampliﬁer classes is that ideally there is no power dissipation in the ampliﬁer
since the output stage is either on or off.
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In other words, there is no quiescent power; when the output current is high, the ideal
switch does not dissipate power since its resistance is zero. Therefore, the efﬁciency can
be 100%, meaning that all the power from the supply is delivered to the speaker. In real-
ity, maximum efﬁciency is limited by the ﬁnite switch resistance in the output stage, the
output ﬁlter components power loss, the ampliﬁer quiescent power, and the output stage
capacitive power loss. The class-D ampliﬁer is the focus of this dissertation due to its
high power efﬁciency. Its operation, advantages, and disadvantages will be discussed with
more detail in Section 3.
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Figure 2.18: Class-D ampliﬁer operation, frequency domain.
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3. PRINCIPLES OF CLASS-D AUDIO AMPLIFIERS
3.1 Class-D ampliﬁcation
The class-D ampliﬁer (CDA), also know as digital power ampliﬁer or switching ampli-
ﬁer, is an electronic device which takes an input voltage signal, either in analog or digital
domain, and ampliﬁes it using an output stage operating as a digital inverter. The main
advantages of the class-D ampliﬁcation are its high efﬁciency and its robust digital output
signal.
The class-D output stage operation is as follows. If the input signal is in analog domain,
the audio signal is typically modulated by a high-frequency carrier signal to obtain a pulse
width modulation (PWM) and then it is ampliﬁed by the class-D output stage. Fig. 3.1
shows a single-ended open loop CDA for analog inputs, where the high-frequency carrier
signal (VC) is used to achieve the PWM of a low-frequency input signal (VI).
If the input signal is in digital domain expressed as a bit stream of n=8 up to n=48 bits,
the input digital signal vector (DI [0 : (n−1)]) is typically transformed from a pulse-code
modulation (PCM) to PWM using a digital block that perform some signal processing
and data rate reduction using the data clock signal (DCLK), as observed in Fig. 3.2. The
PCM uses a unique digital code while the PWM uses a unique pulse width to represent an
output voltage level, as illustrated in Fig. 3.3. Typical PCM digital vectors are of 16 bits
or (DI [0 : 15]), requiring a complex and precise digital circuit to translate the information
to a PWM signal.
The modulated signal (VPWM) is used to switch the output power transistors between
the voltage rails with high efﬁciency. Finally, an output low-pass ﬁlter is used to recover
the low-frequency signal and apply it to the speaker.
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Typical operating frequencies for the CDA in audio applications are 20 Hz - 20 kHz
for the input and output signals, and 200 kHz - 400 kHz for the carrier and PWM signals.
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Figure 3.1: Analog class-D ampliﬁer in single-ended open-loop architecture.
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Figure 3.2: Digital class-D ampliﬁer in single-ended open-loop architecture.
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The audio information in mobile devices is processed in digital domain, making it
more convenient to use the raw digital information as the input of the CDA. However, the
digital input CDA is typically used in open loop architectures, requiring complex signal
processing and calibration algorithms to achieve high performance. On the other hand, the
analog input CDA can be used with a feedback mechanism that helps to correct distortion,
noise, and enhance the audio performance in general, allowing low power operation.
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Figure 3.3: PCM and PWM comparison.
The only drawback is that it needs a digital-to-analog converter (DAC) to transform
the digital input signal to analog domain in order to amplify it. The analog input CDA
is the preferred choice for class-D ampliﬁcation in mobile devices due to its low power
operation, and is the focus of this dissertation. Thus, all the following discussion is referred
to analog input class-D audio ampliﬁers.
It is important to notice that the output stage of the CDA, as shown in Fig. 3.1, is
very similar to the output stage of a step-down DC-DC Buck converter [39, 40, 41]. The
main difference is that the goal in a Buck converter is to regulate the output voltage as
a constant DC voltage source under different load conditions, where the voltage VI is a
constant voltage reference, and the duty cycle ofVPWM is proportional to the desired output
voltage. Also, the output ﬁlter is designed to reduce the voltage ripple at the output. Thus,
all the modulation and design techniques discussed in this dissertation could be applied to
the DC-DC Buck converter.
32
3.1.1 Advantages and disadvantages of class-D ampliﬁers
The main advantage of the class-D ampliﬁcation is its high efﬁciency and low power
dissipation that allow extended battery life in mobile devices. The output stage in CDAs is
typically implemented using CMOS transistors operating as switches. When the switch is
open, they appear as very high resistor (> 1MΩ), having an ideal zero power dissipation
since no current is ﬂowing through them; when the switch is closed, they appear as very
low resistor (< 0.1Ω), having an ideal zero power dissipation since there is no voltage
drop across them. This operation allows low power dissipation in the switch. Thus, the
heat sink typically used in other ampliﬁer classes can be drastically reduced or completely
removed, and their low power dissipation allows very high efﬁciency.
One of the disadvantages of the class-D ampliﬁcation is that its output signal is a
squarewave at full power that needs to be removed before applying it to the speakers. This
requires an output ﬁlter with external components that occupy PCB area and increase the
bill-of-materials of the ampliﬁer. However, complex techniques can be used to minimize
the output ﬁlter requirements with switching strategies that provide multi-level output sig-
nals [42, 43].
Another disadvantage for the CDA is the electromagnetic interference (EMI) radiated
by the inductance of the cables and/or PCB traces connecting the CDA with the speaker
[44]. This is particularly important in mobile devices since most of the circuits are placed
closely. Thus, sensitive analog circuits such as analog-to-digital converters, radio fre-
quency receivers, and voltage or current references can be drastically affected by the EMI.
Several techniques to improve the EMI can be used to spread the energy of the high-
frequency carrier signal used in PWM modulation such as spread spectrum or edge-rate
control, at the expense of additional power consumption and design complexity [45, 46].
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3.1.2 Class-D ampliﬁer power losses
The ideal CDA can reach 100 % efﬁciency. However, the CDA power losses due to
its implementation will limit the maximum efﬁciency. A comprehensive analysis for the
power losses in switching power stages can be found extensively in the literature [47, 27,
48, 49, 50]. The efﬁciency in the class-D ampliﬁer is deﬁned as,
η =
Po
Po+Ploss
(3.1)
Ploss = PQ+PCL+PSW +PBD (3.2)
where the power losses in the CDA (Ploss) is mainly dominated by the ampliﬁer quiescent
power (PQ), the conduction losses (PCL), switching losses (PSW ) and body-diode losses
(PBD) of the output stage.
Conduction losses occur due to the ohmic losses of the output switches’ drain to source
ON resistance (RdsON) and are more prominent when the current demanded by the load is
large. Switching losses occur due to the power dissipated by the charging and discharging
of parasitic capacitors, especially in the output stage. Body-diode losses occur due to the
body-diode conduction and its reverse recovery charge that could be considerable for large
output currents. These power losses can be expressed as,
PCL ∼= I2o,RMS ·RdsON (3.3)
PSW ∼=∑
i
FSW ·V 2CP ·CP,i (3.4)
PBD ∼=VSD ·FSW · (Io,PK · tdeadtime+ Irrm · trr) (3.5)
where Io,RMS is the output RMS current, FSW is the CDA switching frequency, CP,i are the
parasitic capacitors in the output stage,VCP is the voltage across eachCP,i,VSD is the body-
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diode source-to-drain voltage, Io,PK is the peak output current, tdeadtime is the deadtime
used to avoid shoot-through current, Irrm is the body-diode maximum reverse recovery
current, and trr is the body-diode reverse recovery time.
The CDA efﬁciency can be characterized in three regions across its operating output
power, as observed in Fig. 3.4 where the a sample efﬁciency versus output power plot is
shown. It can be observed that at low power levels (region I), the Ploss is dominated by
PSW and PQ; at medium power levels (region II), all the components of Ploss contribute to
the total; and, at high power levels (region III), the Ploss is dominated by PBD and PCL since
the output current is large.
0 25 50 75 100 125 150 175 200 225 250
50
60
70
80
90
100
Output power (mW)
η 
(%
)
Region II Region IIIRegion I
Switching
   losses
    and
Conduction
   losses
Conduction
    losses
Switching
  losses
Figure 3.4: Efﬁciency versus output power example for a class-D ampliﬁer, showing power
losses dominated region.
35
The output stage is designed to minimize the power losses in a particular operating
region; different optimizations will result in different efﬁciency curves, as depicted in Fig.
3.5. The peak in each curve is the result of the optimized output stage to minimize the
power losses in the region of interest for the desired application. The main goal in high
power CDA applications is to improve the efﬁciency in region II and III since they require
low power dissipation for reduced size and weight. The main goal in low power CDA
applications is to improve the efﬁciency in regions I and II to extend the battery life.
PO
η Region 
III
Region 
II
Region 
I
Figure 3.5: Efﬁciency curves for different output stage optimizations.
Different audio transducers will inﬂuence the impact of each power loss to the efﬁ-
ciency. Fig. 3.6 and Fig. 3.7 illustrate the output stage of the CDA when driving the
electrical models of an EM speaker or a PZ speaker, respectively. The main contributors
of PSW are the input and output capacitances (CP,i) of the output stage that can be large if
the switches are sized to obtain small RdsON . However, a large transistor switch will have a
large body-diode, increasing the contribution of PBD to the total power losses, and limiting
the maximum efﬁciency.
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The advantage of using the PZ speaker is that its high impedance requires small current
to operate, minimizing the impact of PCL in the efﬁciency. This would allow smaller
output switches to obtain the same PCL but will decrease the PSW , enhancing the overall
efﬁciency. Moreover, the small output current together with a short tdeadtime will reduce
the PBD contribution to the total power losses.
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Figure 3.6: Class-D output stage driving an EM speaker load.
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Figure 3.7: Class-D output stage driving a PZ speaker load.
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3.1.3 Typical applications
The high power efﬁciency of class-D ampliﬁers makes them suitable for a wide range
of applications such as boom boxes or portable stereo systems, portable video players,
hearing aids, notebook computers, tablet computers, smart phones, etc. The characteristic
low power dissipation in the CDA extends their applications to audio systems that are not
battery powered but where reduced weight and size are important. These applications are
speaker systems for amusement parks, stadiums, home theater, televisions, car audio, etc.
The CDA applications can be broadly classiﬁed in two categories: 1) low power ap-
plications targeted for battery-powered portable devices, and 2) medium to high power
applications targeted for reduced heat dissipation audio systems. The low power applica-
tions require output powers less than 3 W, and their main focus is high power efﬁciency
(η > 90%) and high linearity (THD+N < 0.1%). The medium to high power applications
require output powers from 10 W up to 3600 W with small heat sinks and compact size,
and their main focus is high efﬁciency (η > 70%), and reduced weight and size.
For the purpose of this dissertation, the CDA low power applications will be targeted
since they are more compatible to the semiconductor voltage limits in integrated circuits.
However, the principles and theory that will be discussed can be applied to all class-D
ampliﬁers in general, and the proposed solutions can be extrapolated to high power appli-
cations if needed.
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3.1.4 Commercial class-D audio ampliﬁers typical speciﬁcations
To understand the trends in class-D audio ampliﬁers for mobile devices, state-of-the-
art commercial CDA speciﬁcations are shown in table 3.1. It can be observed that the
speciﬁcation for supply voltage corresponds to the battery maximum supply voltage; for
the lithium-ion batteries used in mobile devices, the standard voltage ranges from 4.8 V to
2.7 V.
Table 3.1: Typical speciﬁcations for commercial class-D audio ampliﬁers
Parameter [3] [4] [5] [6] [7]
Supply (VDD) 5 5 5 5 3.6
IQ (mA) 7 1.42 6.5 4.2 2.7
PQ (mW) 35 7.1 32.5 21 9.7
Efﬁciency(%) 85 90 85 90 85
THD+N (%) 0.65 0.02 0.02 0.08 0.01
Po,max (W) 1.2 1.7 1.4 1.7 2.3
PSRR (dB) 65 88 85 93 88
SNR (dB) 83 98 96 89 97
FSW (kHz) 250 192 420 300 300
Another observation in terms of audio performance is that a THD+N smaller than 0.1
%, SNR higher than 80 dB, PSRR higher than 60 dB, and efﬁciency higher than 80 % are
required to be competitive. The power dissipation is proportional to the maximum output
power provided (Po,max), but the smaller the quiescent power (PQ), the longer the battery
will last. Typical switching frequencies (FSW ) are in the range of 200 to 400 kHz.
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3.2 Close loop class-D architectures
Open loop CDA architectures are cost effective and simple to implement, as shown in
Fig. 3.1 and Fig. 3.2. However, the absence of error correction makes them too sensitive
to variations in components, timing errors, and supply noise. The main applications that
leverage the low power and simplicity of the open loop CDA are toys, smoke alarms, and
buzzers. To achieve outstanding audio performance in a CDA, closed-loop architectures
are typically used where the negative feedback mechanism helps to correct errors in the
ampliﬁcation process. The close loop transfer function is typically expressed as,
Vo(s)
Vi(s)
=
Aol(s)
1+Aol(s) ·β (s)
∼= Aol(s)
LG(s)
∼= 1β (s) (3.6)
where the Aol(s) represents the open loop gain of the system, β is the feedback factor, and
assuming that the close loop gain is large (e.g. LG(s) = Aol(s) ·β (s) 1). Two important
aspects can be noticed from the feedback mechanism: 1) if the β factor is chosen as a
linear gain, then the close loop system will have a linear behavior; 2) any non-linearity in
Aol(s) will be attenuated by LG(s).
The general structure for a close loop CDA is shown in Fig. 3.8 where the darker
blocks comprise the close loop gain of the system. The Aol(s) is given by the small signal
models of the compensator, modulator, and output stage. It can be noticed that the output
ﬁlter and speaker are outside of the feedback loop. Thus, their errors and non-linearities
would not be correct by the feedback. Also, the feedback signal is the switching signal of
the class-D output stage, meaning that is a high frequency square wave at full swing with
a high number of harmonics. Thus, the compensator, modulator, and class-D output stage
have to process all the frequency harmonics of the feedback signal, increasing the design
complexity of each block.
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The general close loop CDA architecture operates as follows: the compensation’s func-
tion is to extract and ﬁlter the error signal coming from the difference between the audio
input signal and the feedback signal. Also, this block has to provide gain in the loop
to attenuate distortion and errors at the output, and ensure stability in the system. The
compensator is typically implemented using an integrator chain where the order of the
compensator is proportional to the number of integrators in the chain. The modulator’s
function is to process the output of the compensator and implement the desired modula-
tion scheme. The modulator output signal is then passed through a chain of digital inverters
that increase their output drive with each stage. Finally, the output of the inverters have to
charge and discharge the large gate capacitors of the class-D output switches to be able to
turn them on or off. The output switching signal is then applied to the feedback factor and
returned to the input of the compensator to complete the loop.
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Figure 3.8: General close loop CDA architecture.
Another alternative for the feedback signal is shown in Fig. 3.9. The Aol(s) is given
by the small signal models of the compensator, modulator, output stage, and output ﬁlter.
This provides the advantage of including the output ﬁlter inside the feedback loop, correct-
ing the non-linearities in the ﬁlter components. Also, the output ﬁlter removes the high
frequency components of the feedback signal, leaving only the low frequency information
of interest. This relaxes the design complexity of the compensator, modulator, and class-D
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output stage. The main drawback is that the output ﬁlter typically has two poles, requiring
a complex compensation scheme to make the system stable.
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Figure 3.9: Close loop CDA architecture with alternative feedback, including output ﬁlter.
It is worth noticing that the closed-loop architecture in Fig. 3.9 is also used in the
DC-DC Buck converter [41, 51]. However, the goal is to regulate the output voltage under
large load transients to reduce the output voltage ripple, and using the compensator to
stabilize the system with a fast transient response. Since the output signal is a constant
voltage, the bandwidth of the loop is designed to react to the fastest load change, which in
modern microprocessors could be in the range of tens of nanoseconds.
In some CDA for mobile devices where boosted supplies are needed to deliver more
output power, the main purpose of β is to attenuate the high voltage swing of the output to
make it compatible to the voltage level tolerable by the compensator. A common choice
for this feedback factor is β = 1 since the compensator is also connected to the battery
supply as well as the output stage. Another consideration for the feedback factor is that its
errors or non-linearities will appear directly at the output, as expressed in (3.6). Thus, β is
typically implemented as a linear resistive voltage divider.
One of the most important design choices for the close loop CDA architecture is the
switching frequency FSW , since its value affects directly the power dissipation of the sys-
tem, as expressed in (3.2), and the linearity of the system. The Nyquist theorem [52]
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establishes that the minimum sampling frequency needed to recover accurately a sampled
input signal has to be at least 2 times the frequency bandwidth of the desired signal. For
audio, the frequency bandwidth is 20 kHz. Therefore, the minimum sampling frequency
to satisfy the Nyquist theorem is ideally 40 kHz. However, this condition does not take
into account the non-idealities, such as ﬁnite slew-rate, of the implemented carrier signal
or modulator. To avoid any intermodulation distortion caused by the aliasing of the carrier
frequency and the audio signal high frequency components, a typical rule-of-thumb is to
choose the FSW at least 10 times larger than the desired bandwidth.
The general closed-loop CDA has been analyzed for intermodulation distortion (IMD)
in time domain [53], and in frequency domain [54]. Moreover, the carrier distortion and
its effect on the system has been analyzed in [55], and the effect of power-supply noise
was analyzed in [56, 57, 58]. The agreement is that large loop gain and a high-frequency
carrier in the system help to attenuate the distortion components and supply noise of the
closed-loop system, improving the audio performance.
Different modulation schemes have been proposed for closed-loop CDA architectures
to achieve high efﬁciency and good audio performance using modulation techniques such
as PWM [8, 9, 42, 45, 46, 59, 60, 61], sigma-delta modulation (SDM) [62, 43], or self-
oscillating modulation (SOM) [63, 64, 65]. Each modulation scheme has its advantages
and disadvantages, depending on the implementation and application. A brief review for
each of the main modulation techniques used in close loop CDA architectures is presented
next.
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3.2.1 Pulse width modulation
The closed loop PWM CDA architecture operates in a similar way as the open loop
case shown in Fig. 3.10, where a high frequency carrier signal VC is compared to a low
frequency signal VI to generate the modulated squarewave signal ampliﬁed by the class-D
output stage VSW . The difference is that a compensator block is added, as shown in Fig.
3.11, to correct the error (Ve) between the input and the feedback signal, and to provide
gain and stability to the close loop system.
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Figure 3.10: Open loop PWM waveforms.
44
The main design parameter for a ﬁrst order compensator is the time constant τI , which
will determine the unity gain frequency UGF=1/(2π · τI), also know as gain-bandwidth
product (GBW), of the system. Its value selection depends on several tradeoffs between the
PWM carrier’s frequency, CDA implementation’s silicon area, ampliﬁer’s power, linearity,
and noise. To understand the tradeoffs involved in the design of the close loop PWM CDA
architecture, a ﬁrst, second, and third order compensator design examples at the system
will be discussed.
Compensator Comparator
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Output Stage Output filter Speaker load
Carrier signal
generator
VSW
VI
VO
VC
Ve
Figure 3.11: Close loop PWM CDA architecture.
The ﬁrst-order compensator is typically implemented using an active integrator with
an operational ampliﬁer. The advantage of the ﬁrst order compensator is that only has one
pole, ensuring a stable system if the UGF  FSW . The small signal transfer function for
the ﬁrst-order ideal compensator GC,1st(s), modeling the comparator and output stage as a
unity linear gain, is expressed as,
GC,1st(s) =
VSW (s)
Ve(s)
=
1
s · τI (3.7)
where τI is the integration’s time constant. For very small frequencies (e.g. s=0), the
magnitude of GC,1st(s) is ideally inﬁnite, while for very high frequencies (e.g. s=∞), the
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magnitude is zero, and for frequencies between these two points, the magnitude has a roll
off or slope of -20 dB for each decade in frequency. However, the implementation of the
active integrator will be limited by the ﬁnite low frequency gain and ﬁnite GBW of the
operational ampliﬁer, as will be discussed in Section 3.3.1.
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Figure 3.12: Output spectrum for 1st order PWM CDA with UGF=50 kHz.
A sample system level simulation using MATLAB© for a ﬁrst-order close loop PWM
CDA was performed for an input signal of 0.5 VRMS at 1 kHz, FSW = 200 kHz, a But-
terworth second order low pass ﬁlter with cut-off frequency of 20 kHz, and UGF = 50
kHz. The Simulink model used for simulation is illustrated in Fig. 3.13. The frequency
spectrum for the output signal is shown in Fig. 3.12, where the input signal fundamental
frequency and the carrier signal are evident.
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Also, the slope from the ﬁrst-order compensator is evident in the audio frequency
bandwidth. It can be observed that the third harmonic for the input signal is -90 dB from
the fundamental harmonic. This choice of UGF provides a DC gain of 66 dB in the loop.
Figure 3.13: Simulink model for 1st order PWM CDA architecture.
If the UGF is chosen at lower frequencies, then the gain in the loop will be reduced;
consequently, the distortion will increase. This effect can be observed in Fig. 3.14 where
a UGF = 25 kHz was chosen while keeping the other parameters the same. It can be
observed that the third harmonic is -84 dB from the fundamental harmonic of the signal;
this -6 dB degradation is expected since the UGF was reduced in half and the gain in the
loop also reduced in half. This choice of UGF provides a lower DC gain of 60 dB in
the loop. Also, the high order harmonics are not attenuated due to the low UGF of the
compensator and the overall THD+N is degraded.
If the UGF is chosen at higher frequencies, then the UGF of the system will start to get
close the switching frequency and the stability of the system will degrade, increasing the
IMD of the system and degrading the THD+N.
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To verify this, the UGF was increased to 100 kHz, that is the theoretical maximum
UGF according to the Nyquist criteria for this example, and the output spectrum is shown
in Fig. 3.15. This choice of UGF provides a higher DC gain of 72 dB in the loop, atten-
uating an extra 6 dB in comparison to the original case, but the IMD at the PWM carrier
frequency degrades the overall linearity.
The ﬁrst order system will enhance its THD+N for larger UGF, but restricted by the
FSW of the system. One solution is to increase the FSW to have more room to expand the
UGF, but this comes at the expense of design complexity and increased power consump-
tion in the circuits that will implement the system. Another solution is to increase the order
of the compensator by adding more cascaded integrators, but the stability degrades as the
compensator order increases.
The second order compensator follows the same procedure to choose the integrators
time constant. The only difference is that the compensator now has two integrators in
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Figure 3.14: Output spectrum for 1st order PWM CDA with UGF=25 kHz.
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cascade, providing a -40 dB slope in the desired bandwidth. However, the stability of the
system starts to degrade since the system has two poles at the origin with a phase shift
of 180◦. To ensure stability, an extra zero has to be added to the compensator and its
placement in frequency will affect the dynamics of the second order system. The small
signal transfer function for the second-order ideal compensator GC,2nd(s), modeling the
comparator and output stage as a unity linear gain, is expressed as,
GC,2nd(s) =
VSW (s)
Ve(s)
=
1+ s · τZ
(s · τI)2 =
1+ s ·KZ · τI
(s · τI)2 (3.8)
where τZ represents the zero time constant, and the constant KZ = τZ/τI > 1 is typically
used to determine the zero frequency location as a function of the integrator pole location
to ensure stability in the system.
The UGF is now affected by the zero frequency location, especially by the choice of
KZ , and it can be estimated by ﬁnding the frequency at which the magnitude of (3.8) is
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Figure 3.15: Output spectrum for 1st order PWM CDA with UGF=100 kHz.
49
unity as,
UGFPWM,2nd ∼= KZ2π · τI . (3.9)
To ensure a stable close loop system, the phase margin (PM) of GC,2nd(s) needs to be
larger than 40◦ to avoid ringing in the output signal. The main purpose of the extra zero is
to introduce a phase boost to satisfy the PM requirement. The choice of KZ will affect the
PM of the system as,
PMPWM,2nd = tan−1(K2Z). (3.10)
Using the extra zero for compensation can extend the UGF beyond the value of the ﬁrst
order compensator. A large KZ would increase the PM and UGF of the system. However,
the UGF needs to keep constrained to avoid getting too close to the FSW to avoid IMD
and distortion. These effects are shown in the Bode plot of (3.8) for three choices of
KZ = 0,3,10, as illustrated in Fig. 3.16.
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Figure 3.16: Bode plot for second order PWM CDA for different Kz values.
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Small values of KZ do not provide enough PM in the system, but for large values of
KZ , the system UGF is too large and close to the switching frequency that the close loop
system would be unstable.
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Figure 3.17: Nyquist plot for second order PWM CDA for different Kz values.
The Nyquist plot provides insight in the stability of the close loop system, as observed
in Fig. 3.17 for a FSW=200 kHz. A careful choice of KZ is needed, taking into account
the value of τI and FSW . A rule-of-thumb choice for KZ is between 1.2 and 3, since it
introduces enough phase boost but keeps the UGF constrained.
The beneﬁts of increasing the loop gain by increasing the order of the compensator, as
expressed in (3.6), is a better audio performance. To demonstrate this, the same system
level parameters of the ﬁrst-order compensator will be used for the simulation of a second-
order close loop PWM CDA with a UGF = 50 kHz and KZ = 2. The simulink model used
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for simulation is illustrated in Fig. 3.18. The resulting output spectrum is shown in Fig.
3.19, where the third harmonic of the input signal is -96 dB below the fundamental, and
the in-band noise ﬂoor has a 40 dB slope attenuation.
Figure 3.18: Simulink model for 2nd order PWM CDA architecture.
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Figure 3.19: Output spectrum for 2nd order PWM CDA with UGF=50 kHz.
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The distortion and noise ﬂoor have been attenuated even more, increasing the overall
THD+N of the system compared to the ﬁrst order system. Table 3.2 summarizes the sim-
ulation results for different compensator order, UGF, or Kz values. In conclusion, a high
order compensator will help to attenuate the noise and distortion in the band of interest.
However, the stability for the closed loop system degrades as the compensator order in-
creases. Higher order modulators have been used in closed loop PWM CDA architectures
to achieve high audio performance but at the expense of design complexity and power
consumption [9, 42, 59, 61].
Table 3.2: Summary for the close loop PWM CDA architecture simulations
Order UGF DC gain THD+N
1st 25 kHz 60 dB -84 dB
1st 50 kHz 66 dB -90 dB
1st 100 kHz 72 dB -60 dB
2nd, Kz=1 50 kHz 100 dB -92dB
2nd, Kz=2 50 kHz 120 dB -98 dB
2nd, Kz=3 50 kHz 140 dB -76 dB
3.2.2 Sigma-delta modulation
The sigma-delta modulation was initially developed as an oversampled system for
analog-to-digital converter applications. It is also know as pulse density modulation since
the input information is encoded as the number of pulses that the modulator outputs, as ob-
served in Fig. 3.20. The main difference for the SDM compared with the PWM for CDA
applications is that a higher clock frequency is typically used to exploit the oversampling
effect [62].
53
The close loop SDM CDA architecture is shown in Fig. 3.21, where a high frequency
clock signal is used to sample and hold the output of the compensator, and a quantization
block is used to transform the voltage information to a pulse density encoding. The output
of the quantizer is ampliﬁed in the class-D output stage and applied to the output ﬁlter.
Finally, the switching output of the CDA is used as the feedback signal and returned to the
input of the compensator.
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Figure 3.20: Close loop SDM waveforms.
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Figure 3.21: Close loop SDM CDA architecture.
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To understand the beneﬁts of using SDM, the quantization error and the oversampling
effect have to be detailed. The comparator typically used as quantizer in the CDA takes
its input and compares it to the a reference value (e.g. common mode voltage) to make
a decision every rising edge of the clock signal. If the input signal is higher than the
reference, the output changes to a high level; if the input signal is lower than the reference,
the output changes to a low level. Thus, the difference between the input value and the
output value of the quantizer is the quantization error. The number of quantization levels
affect how big is the quantization error since each extra step is closer to the ideal value. The
quantization step size (q) as a function of the number of bits in the quantizer is typically
expressed as [66],
q=
2 ·VDD
2b−1 (3.11)
where VDD is the supply voltage of the quantizer, and b represents the number of bits of
the quantizer. Assuming an uniform distribution of the quantization error (eq) across all
the quantization levels, we can express the average quantization error noise power as [66],
σ2e =
∫ q/2
−q/2
e2q
q
deq =
q2
12
=
V 2DD
3.22b
. (3.12)
The signal to noise ratio of a n-bit quantizer for a sinusoidal signal of amplitude A with
signal power σ2x = A2/2 is expressed as,
SNR(dB) = 20 · log10
σx
σe
∼= 20 · log10
A
VDD
+6.02 ·b+1.76. (3.13)
It can be observed from (3.13) that increasing the number of bits, enhances the SNR
of the system. For each additional bit in the quantizer, an extra 6 dB of SNR are added.
However, more bits in the quantizer increase the complexity of the quantizer design and
the power consumption of the overall system.
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To overcome this, oversampling can be used to decrease the quantization noise in the
band of interest. The oversampling can be better understood by observing its effect on
the error power density as shown in Fig. 3.22. For a desired frequency bandwidth ( fB)
sampled at the Nyquist rate of FSW = 2 fB with a power density of Pe( f ), the oversampling
will spread the same Pe( f ) across the new bandwidth, lowering the in-band error power
density. Thus, if an ideal brick-wall ﬁlter is used at fB, the error power density will be
reduced by the amount of oversampling used.
4x Oversample 
(FSW=8 fB)
8x Oversample 
(FSW=16 fB)
f
fB 4 fB 8 fB
pe(f)
FSW=2 fB
Figure 3.22: Oversampling effect on the error power density.
The amount of oversampling is typically expressed as a function of the desired band-
width as the oversampling ratio OSR = 2r = FSW/(2 · fB); The new in-band noise power
after oversampling the quantization error noise power (σ2e ) is,
σ2n =
∫ q/2
−q/2
e2q
q
(
2 · fB
FSW
)
deq =
q2
2r ·12 =
σ2e
OSR
(3.14)
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where the peak SNR for the oversampled system can be expressed as,
SNR(dB) = 20 · log10
σx
σn
∼= 20 · log10
A
VDD
+6.02b+3.01r+1.76. (3.15)
It can be noticed that for every doubling in the OSR, the SNR improves by 3 dB. Thus,
for low frequency applications such as audio, the OSR can be as high as 210 improving
the SNR by 30 dB only by using oversampling. However, this implies that a very high
frequency clock signal has to be used, and that the circuitry needs to operate at the higher
frequency, increasing the power consumption of the system.
Table 3.3: Ideal SNR for some SDM examples
Order (N) OSR SNR (dB)
1 128 60
2 128 94
3 128 128
1 256 69
2 256 109
3 256 149
The SDM architecture leverages the beneﬁts of oversampling in a close loop system
where a compensator helps to attenuate the distortion and quantization errors further, as
in PWM architectures. The SDM can use a ﬁrst order or higher order compensator to
improve the CDA performance. However, the UGF of the loop is typically ﬁxed to the
audio bandwidth of 20 kHz.
57
Thus, the OSR or the compensator order (N) are increased to improve the SNR. The
Nth order SDM peak SNR can be expressed as [66],
SNR(dB)∼= 6.02b+1.76+10log10 (2N+1)−9.94N+3.01(2N+1)r. (3.16)
It can be observed that the oversampling effect is enhanced by the compensator order
by a factor of (2N+1). Thus, high compensator order and high OSR can achieve outstand-
ing performance. Table 3.3 summarizes a few examples for the calculation of the ideal
SNR for an 1-bit quantizer SDM for several N and OSR. For high audio performance, the
SDM CDA architecture would need a high OSR of at least 128 (FSW = 2 ·128 ·20 kHz =
5.12 MHz), a high order compensator of at least 2nd order, or a combination of both.
A system level simulation using MATLAB© for a ﬁrst-order SDM CDA was per-
formed for an input signal of 0.5VRMS at 1 kHz, OSR= 128 or FSW = 5.12 MHz for a fB =
20 kHz, and a Butterworth second order low pass output ﬁlter with cut-off frequency of 20
kHz. The simulink model used for the simulation is illustrated in Fig. 3.23. The frequency
spectrum for the output signal is shown in Fig. 3.24.
Figure 3.23: Simulink model for 1st order SDM CDA architecture.
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It can be observed that the noise ﬂoor has a 20 dB/dec slope as expected. Also, the
clock signal is at very high frequencies compared to the fundamental signal. Thus, the
output ﬁlter attenuates it more, minimizing its effect on the speaker. The third harmonic is
-80 dB from the fundamental tone, and the peak SNR is 60 dB.
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Figure 3.24: Output spectrum for 1st order SDM CDA with OSR=128.
To verify the effect of a higher compensator order as expressed in (3.16), the N was
increased to 2 with the same OSR=128; the output frequency spectrum for this system is
shown in Fig. 3.25. It can be observed that the noise ﬂoor is attenuated with a 40 dB
slope, reducing the THD+N. By increasing the compensator order, the SNR improves as
expressed in (3.16). Moreover, the higher compensator order, also helps to correct for
distortion; the third harmonic is -86 dB from the fundamental tone, and the peak SNR is
72 dB. However, the SNR did not improve as predicted by (3.16) since even in an ideal
simulation, the SDM is affected by timing errors in the simulator solver engine, the choice
of the compensation zero frequency location, and other implementation inaccuracies.
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It is evident that increasing the OSR also improves the performance of the system as
expressed in (3.16). To prove this, the OSR was increased to 256 for the second order SDM
CDA, and the output frequency spectrum is shown in Fig. 3.26. It can be observed that
the same 40 dB slope in the noise ﬂoor remains but the noise and harmonics are attenuated
even more due to the higher OSR. The third harmonic is -100 dB from the fundamental
tone, and the peak SNR is 86 dB.
It is worth noticing that the SDM has also been proposed for DC-DC buck converters
[67], where the main goal of using SDM is to reduce both the carrier distortion at the
output and the EMI produced by the converter itself.
In conclusion, the SDM gives the advantage of using a high frequency clock signal
to perform the oversampling instead of a triangle waveform as in PWM. The audio per-
formance is highly dependent on the choice of compensator order and OSR; as the OSR
increases, the circuit requirements on each block are more demanding. Also, as the com-
pensator order increases, the stability of the loop starts to degrade, requiring careful choice
of compensation.
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Figure 3.25: Output spectrum for 2nd order SDM CDA with OSR=128.
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3.2.3 Self-oscillating modulation
The SOM is inherently a close loop architecture that leverages the fact that the com-
pensator introduces a signal delay to implement an oscillator with an oscillating frequency
at FSW . This architecture meets the Barkhausen criteria (BKC) for the close loop system
in (3.6) expressed as,
|LG(s)|= |Aol(s) ·β (s)|= 1 (3.17)
 LG(s) =  (Aol(s) ·β (s)) = 2πn,n ∈ 0,1,2, . . . (3.18)
where the loop gain magnitude of the system must be 1 and the phase shift of the loop gain
must be a multiple of 2π (e.g. 0◦,360◦, . . .). The general SOM CDA architecture is shown
in Fig. 3.27, where the LG(s) is determined by the compensator transfer function, the
hysteretic comparator, and the output stage transfer function. The hysteretic comparator
plays an important role in the operation of the SOM since it changes its magnitude and
phase shift proportionally to the input signal [55].
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Figure 3.26: Output spectrum for 2nd order SDM CDA with OSR=256.
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The input signal dependency of the hysteretic comparator can be observed from its
describing function evaluation for a sinusoidal input signal with amplitude Vi that can be
expressed as [68],
GM(Vi)∼= VDDVi e
− j sin−1(Vh/Vi) (3.19)
where Vh is the hysteresis window, VDD is the voltage limit or supply of the comparator,
and assuming that Vi > Vh. The BKC for the SOM system must be accomplished by the
negative feedback in the loop that adds -180◦ of phase shift while the compensator ideally
adds less than -180◦ of phase shift to remain stable. Therefore, to satisfy (3.18), the loop
changes the hysteretic comparator phase shift by manipulating the amplitude of its input
signal (Vi). Moreover, this change in Vi also changes its magnitude gain to remain within
the hysteresis window such that the overall loop gain satisﬁes (3.17). The main advantage
of this architecture is that it obviates the need of a clock or carrier signal generator since it
generates its own switching signal, saving power and reducing the complexity of the loop.
The main drawback is that its switching frequency could decrease too much for large input
amplitudes, degrading the THD+N.
The comparator hysteresis window, the compensator delay, and the propagation delay
in the loop will determine the modulation frequency of the SOM system [55].
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Figure 3.27: Close loop general SOM CDA architecture.
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The FSW as a function of duty cycle (D=Vi/Vsupply) could be expressed as,
FSW (D) =
D · (1−D)
Vh · τcompensator
Vsupply
+ τd
(3.20)
where Vsupply is the supply voltage of the comparator, Vh is the voltage hysteresis window
of the comparator, τcompensator is the compensator delay, and τd is the propagation delay
from the comparator to the input of the compensator, including the comparator delay, the
output stage delay, and the feedback network delay.
It can be noticed that FSW is not constant since it chances as a function of the input
signal. The FSW variation could be reduced if needed by controlling the main parame-
ters in (3.20) such as the propagation delay [69], the hysteresis window [70, 71], or the
compensator delay [72].
The simplest architecture for a SOM is based on a relaxation oscillator using a passive
low pass ﬁlter as feedback element, and a hysteretic comparator to close the loop, as ob-
served in Fig. 3.28. This architecture is commonly know as bang-bang (BB) architecture
since the output only changes when the error signal is higher/lower than the hysteresis
window.
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Figure 3.28: Bang-bang SOM CDA architecture.
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A sample simulation using MATLAB © was performed for a bang-bang CDA to verify
its functionality with a hysteresis window of 0.1 V, supply voltage of 1 V, and low pass
ﬁlter pole at 20 kHz, as illustrated in the simulink model of Fig. 3.29. The output power
spectrum is shown in Fig. 3.30. It can be observed that the SOM carrier frequency is
not a pure tone and that its power is spread across a frequency range proportional to the
amplitude of the input as expected from (3.20). Also, the loop magnitude gain is only de-
termined by the hysteretic comparator, as expressed in (3.19), that could not be enough to
achieve high performance; the third harmonic is at -64 dB from the fundamental harmonic.
The simplicity and small size of the bang-bang CDA comes at the expense of limited lin-
Figure 3.29: Simulink model for bang-bang CDA architecture.
earity performance due the absence of a compensator block to provide gain in the loop. Its
performance can only be improved by reducing the hysteresis window or by changing the
low pass ﬁlter pole location to increase FSW as expressed in (3.20).
A high order compensator in the general SOM CDA architecture of Fig. 3.27 will
provide better audio performance due to the increased loop gain at the expense of increased
power consumption and design complexity [55, 65, 72, 73].
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A system level simulation for a second order general SOM CDA architecture was
performed with the same parameters as the bang-bang CDA architecture, as illustrated in
the simulink model in Fig. 3.31. The output frequency spectrum is show in Fig. 3.32.
It can be observed that the noise ﬂoor is highly attenuated due to the large loop gain
contributed by the compensator; the third harmonic is at -110 dB from the fundamental
harmonic. Also, the FSW changed since the compensator delay decreased. Nonetheless,
the same power spreading of the SOM carrier happens.
Different from the general architecture of Fig. 3.27, other SOM systems include the
output ﬁlter in the loop and use a non-linear control technique as a compensator to remain
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Figure 3.30: Output spectrum for bang-bang CDA architecture.
65
stable, as shown in Fig. 3.33. This non-linear control technique is know as sliding mode
control (SMC), and it is implemented as a tracking system with robust operation under
external perturbations.
The SMC architecture provides the advantage of relaxed design requirements in the
compensator since the feedback signal is comprised of low frequency signal components,
and the output ﬁlter errors are attenuated by the loop gain of the system. The non-linear
controller ensures stability in the CDA with high audio performance and low power con-
sumption [63, 64, 74].
Figure 3.31: Simulink model for a 2nd order SOM CDA architecture.
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Figure 3.32: Output spectrum for 2nd order general SOM CDA architecture.
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The SMC is based on the state variables of the switching structure of the system. For
the CDA the state variables are the inductor current (iL) and capacitor voltage (VC) in the
output low pass ﬁlter. The CDA has two different structures, as observed in Fig. 3.34,
depending to the switching state of the output.
Sliding Mode
Controller
Hysteretic
Comparator
Class-D
Output Stage
Output filter Speaker loadVI
VOVSW
Ve
Figure 3.33: Close loop SMC CDA architecture.
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Figure 3.34: Switching structure in the CDA when connected to (a) VDD or (b) VSS.
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The state-space model corresponding to the output ﬁlter of the CDA, as shown in Fig.
3.34, can be expressed as,
d
dt
⎛
⎜⎝ iL(t)
VC(t)
⎞
⎟⎠=
⎛
⎜⎝ 0 −
1
L
1
C
− 1
CR
⎞
⎟⎠
⎛
⎜⎝ iL(t)
VC(t)
⎞
⎟⎠+
⎛
⎜⎝
1
L
0
⎞
⎟⎠VU(t), (3.21)
whereVC(t) is the voltage across the capacitorC, iL(t) is the current through the inductor L,
R represents the speaker resistance, andVU(t) is the binary-modulated signal generated by
the SMC. The goal of the SMC is to generate the control signal VU(t) using a control law
deﬁned by a switching function to force the system to follow a desired response according
to the system sliding equilibrium point [75].
The switching function is typically chosen to minimize the error voltage of the system
(e(t) =Vi(t)−Vo(t)), and it is deﬁned in the canonical form for a second order system as,
s(e, t) = k1e(t)+ k2e˙(t) (3.22)
where the kth coefﬁcients need to be chosen to meet the Hurwitz stability criterion; in
general the switching function for a Nth-order system will be a (N-1) order system [76].
Thus, a N=1 is needed to control a second order system which simpliﬁes the compensator
design requirements. Also, the switching function in (3.22) implies that a differentiation
is needed which does not attenuate the in-band noise [63].
A system level simulation was performed for the SMC CDA architecture with k1 = 1
and k2 = 5.83e−6, and the output power spectrum using the simulink model illustrated in
Fig. 3.35. The frequency spectrum is shown in Fig. 3.36, where the third harmonic is -80
dB from the fundamental harmonic, but the in-band noise is not attenuated due to the use
of differentiators in the compensator.
Another alternative is to redeﬁne the switching function in (3.22) using integrals in-
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stead of differentiations [64]. By doing this, the compensator attenuates the in-band noise,
and relaxes the design requirements of the compensator. This alternative is know as inte-
gral sliding mode control (ISMC) since it uses integrators instead of differentiators, and
its architecture is shown in Fig. 3.37. Note that an additional loop is added before the hys-
teretic comparator using the inductor current information to reduce the state-space system
to a ﬁrst order.
Figure 3.35: Simulink model for SMC CDA architecture.
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Figure 3.36: Output spectrum for SMC CDA architecture.
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Thus, the new switching function for the ISMC [64] is deﬁned as ,
s(e, t) = ki
∫
e(t)− iL(t). (3.23)
The drawback of the ISMC architecture is that the inductor current information, con-
taining high frequency components at FSW , needs to be sensed; thus, the circuit that im-
plements the adder before the hysteretic comparator has to be able to process the high
frequency signals with accuracy, increasing its power consumption.
Integral 
Sliding Mode
Controller
Hysteretic
Comparator
Class-D
Output Stage Output filter Speaker load
VI
VOVSW
Ve
IL
Figure 3.37: Close loop ISMC CDA architecture.
A system level simulation was performed for the ISMC CDA architecture with ki =
1.25e5 using the simulink model illustrated in Fig. 3.38, and the output power spectrum is
shown in Fig. 3.39.
It can be observed that the third harmonic is -110 dB from the fundamental harmonic,
and the in-band noise is greatly attenuated by the compensator. Thus, the ISMC can pro-
vide outstanding audio performance with low power consumption. More details about a
sample implementation using ISMC is presented in Appendix B.
The SOM architectures have also been proposed in DC-DC buck converters where the
inherent stability and fast transient response is leveraged for integrated power management
modules [69, 77, 78].
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In conclusion, the SOM CDA architecture obviates the need for a carrier signal gener-
ator, and it provides high audio performance, low power consumption, and high efﬁciency.
The tradeoffs are its variable switching frequency, but this can be addressed using different
schemes to keep a quasi-constant FSW .
Figure 3.38: Simulink model for ISMC CDA architecture.
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Figure 3.39: Output spectrum for ISMC CDA architecture.
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3.2.4 Modulation architecture comparison
To summarize the advantages and tradeoffs in the main close loop CDA architectures
in terms of audio performance, table 3.4 presents the simulation results for the main ar-
chitectures and some estimations about the circuit design complexity, EMI, power, and
area.
Table 3.4: Close loop CDA architecture audio performance comparison
System Order THD+N SNR Complexity EMI Power Area
PWM 1 -76 dB 84 dB L H L M
PWM 2 -92 dB 90 dB M H M M
SDM 1 -81 dB 86 dB M L M M
SDM 2 -88 dB 92 dB H L H H
SOM 1 -90 dB 86 dB M M L L
SOM 2 -99 dB 100 dB M M M M
BB 1 -62 dB 86 dB L M L L
SMC 1 -80 dB 90 dB M M L M
ISMC 1 -104 dB 120 dB L M L L
L=Low, M=Medium, H=High
It can be observed that all the close loop CDA architectures could provide good audio
performance, with THD+N < -60 dB and SNR > 80 dB. The preferred choice for a CDA
architecture in commercial applications is the PWM due to its medium complexity, area,
and power tradeoffs [8, 42]. The SDM architecture is typically not chosen due to its high
complexity, power, and area consumption [62], but still provides a good alternative for
digital input CDA due to its compatibility with sampled data. The SOM architectures pro-
vide a good alternative for high performance CDA, but their development have remained
as academic research [63, 64, 65], and their commercial applications are limited.
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3.3 Class-D design implementation tradeoffs
In general, the ideal system level results in Table 3.4 will be degraded by the circuit
implementation of each building block in the architecture. The non-idealities in the ampli-
ﬁers used in the compensator, the timing errors in the class-D output stage, the output ﬁl-
ter non-idealities, among other perturbations will limit the maximum achievable THD+N
and SNR in the system. To illustrate the circuit implementation tradeoffs, a conventional
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VI R1
C1
VTRI
R2
VO
CF
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Rload
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Output Stage
Compensator Modulator
Drivers 
and non-
overlap 
generator
Output 
Filter
CD
A1
VDD
VSW
VPWM
Figure 3.40: First-order single-ended PWM class-D audio ampliﬁer circuit.
single-ended (SE) ﬁrst-order PWM CDA architecture will be designed as shown in Fig.
3.40. The compensator is implemented using an ampliﬁer (A1) conﬁgured as an active
integrator. The PWM modulator is implemented using an open-loop comparator and a
triangle wave generator. The class-D output stage is implemented using a CMOS switch
with drivers and non-overlap generator. The output ﬁlter is implemented as a second-order
LC low-pass ﬁlter with AC coupling to remove the DC component at the speaker. The cir-
cuit design tradeoffs for each block will be detailed next, and an example implementation
in a standard 0.18 μm CMOS technology will be provided.
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3.3.1 Compensator ampliﬁer
The compensator design is important since it will limit the output noise and distortion
performance of the system. It is typically implemented as a chain of integrators, where
each integrator is implemented using an ampliﬁer in feedback. An ideal ampliﬁer would
provide inﬁnite gain and GBW; but, in reality, the ampliﬁer will have a ﬁnite gain and
GBW that will degrade the implemented function. To achieve high audio performance
in the CDA, it is necessary to understand the effects of the non-ideal ampliﬁer in the
implemented integrator function.
The active integrator ideal time constant is τI = R1 ·C1, and its value selection depends
on several tradeoffs in the CDA between the passive component values, ampliﬁer A1 power
consumption, linearity, and in-band noise. Considering the ﬁnite gain of the ampliﬁer A1,
the transfer function for the active integrator yields,
Gint,actual(s) =−
Gint,ideal(s)
1+
1
A1(s) ·βC(s)
∼=−
(
1
s ·R1 ·C1
)
1+
s
GBW
·
(
s ·R1,2 ·C1+1
s ·R1,2 ·C1
) (3.24)
where R1,2 = R1//R2, the ampliﬁer’s transfer function is characterized as A1(s)∼=GBW/s,
and βC(s) is the integration’s ampliﬁer feedback transfer function.
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The magnitude and phase of (3.24) for GBW ·R1,2 ·C1  1 can be expressed as,
Gint,actual( jω) ∼= − 1jω
ωint
− ω
2
GBW ·ωint
,
|Gint,actual( jωint)| ∼= 1√
1+
( ωint
GBW
)2 ,
 Gint,actual( jωint) ∼= −90°− tan−1
( ωint
GBW
)
(3.25)
where ωint = 1/R1 ·C1. The ideal integrator at ωint will have a magnitude of one and a
phase shift of -90°. Thus, the magnitude and phase deviations from the non-ideal integrator
for GBW  ωint can be derived from (3.25) as,
ΔM =
1−
√
1+
( ωint
GBW
)2
√
1+
( ωint
GBW
)2 ∼= 12 ·
( ωint
GBW
)2
,
Δϕ = − tan−1
( ωint
GBW
)
.
(3.26)
Another way to quantify the active integrator performance is in terms of its quality
factor (Qint), considering it as a reactive element with a lossy resistive part. The higher
the value of Qint , the better the integrator. From (3.25), the Qint of the active integrator
implementation can be expressed as,
Qint =
X( jω)
Re
∼= ω ·R1 ·C1−ω2R1 ·C1
GBW
=−GBW
ω
=−|A1( jω)|. (3.27)
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The goal of the implementation is to minimize ΔM and Δϕ , avoiding signiﬁcant devia-
tions in the integrator performance. Thus, the ampliﬁer’s GBW has to be higher than the
chosen ωint .
The UGF of the close loop ﬁrst-order PWM CDA is given by UGF = ωint/(2π), as
discussed in Section 3.2.1. Thus, a large value for ωint would provide a higher bandwidth
for the CDA loop that will result in high THD+N, high PSRR at higher frequencies, and
smaller values for the passive components. However, the ampliﬁer’s power would need to
be increased to avoid deviations in ωint due to ﬁnite GBW. On the other hand, a small value
for ωint would result in low THD+N, low PSRR at higher frequencies, and bigger values
for the passive components. However, the ampliﬁer’s design requirements are relaxed,
requiring low power consumption.
From section 3.2.1, we observed that a good tradeoff between performance and power
consumption for the UGF of the ﬁrst order PWM CDA architecture is 1/10 of FSW ; thus,
for this example implementation, a UGF= 50 kHz is selected for the system with FSW= 500
kHz. The passive component selection to implement τI need to consider the input resistors
(R1,R2 in Fig. 3.40) noise contribution and the ampliﬁer’s driving capability. The resistor
thermal noise for 1 Hz bandwidth can be expressed as,
V 2R ( f ) = 4kTR∼= 4kTRs
LR
WR
+RC (3.28)
where k = 1.38x10−23 is the Boltzmann constant, T is the temperature in Kelvin degrees,
Rs is the resistance per square for the chosen resistor type, LR is the length of the resistor
layout, WR is the width of the resistor layout, and RC is the total resistance from all the
contacts in the resistor layout. Thus, a large resistor value will introduce large thermal
noise that can limit the THD+N and SNR performance of the whole system; but, a large
capacitor will load the ampliﬁer, requiring large power consumption to drive it.
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Note that a capacitor implementation occupies more silicon area than a resistor; thus,
the resistor design has a tradeoff between area, noise, and power consumption.
M1 M2
VDD
VI+VI-
M3 M4
Itail
VDD
CC
M5
IB
VO
Figure 3.41: Miller compensated two-stage ampliﬁer.
The ampliﬁer A1 is typically implemented as a two-stage Miller-compensated ampliﬁer
as shown in Fig. 3.41, where the Miller compensation capacitor (CC) implements a pole-
splitting technique to ensure an stable system [79, 80, 81, 82]. The main design parameters
for the ampliﬁer are its input referred noise, slew rate (SR), DC gain (ADC), and GBW.
Each design parameter has its own tradeoffs and are interrelated.
From a design perspective, the only variables in the ampliﬁer design are the tail current
(Itail), the dimensions of each transistor, the bias current of the second stage (IB), and any
other passive that is used for compensation. In general, most ampliﬁer topologies are
greatly dependent of the transconductance (gm) of the input transistors. A large gm in the
input pair will reduce the thermal noise, provide large DC gain, and increase the GBW,
but at the expense of increased power consumption as will be detailed next.
The design equations for gm as a function of the transistor dimensions and biasing
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operating point can be expressed as,
gm =
Itail
Vdsat
=
W
L
μpCoxVdsat =
√
W
L
μpCoxItail (3.29)
where μp is the mobility parameter for PMOS, W is the transistor width, L is the transistor
length,Cox is the oxide capacitance, and Vdsat is the voltage difference between the gate to
source voltage (Vgs) and the threshold voltage (Vth) of the transistor deﬁned as,
Vdsat =Vgs−Vth =
√√√√ ItailW
L
μpCox
. (3.30)
It can be observed, that the gm can be increased by having a large Itail , a large W/L
ratio, or by increasing both parameters. However, increasing Itail will also increase the
power consumption of the ampliﬁer, and increasing the W/L ratio will reduce Vdsat too
much, making the ampliﬁer sensitive to process variations [79, 83].
The equivalent input referred noise for low and moderate frequencies in a MOS tran-
sistor is typically expressed as,
V 2n ( f ) =V
2
thermal +V
2
f licker = 4kT
(
2
3
)
1
gm
+
Kf
WLCox f
(3.31)
where Kf is a device-dependent parameter, and assuming two uncorrelated noise sources.
It can be observed that to reduce the thermal noise contribution from the ampliﬁer, a large
gm is needed, but this will require a large Itail and/or large W in the transistors. It is
important to notice that the noise of transistors M3 −M5 is attenuated by the gm of the
input transistor, minimizing their contribution to the equivalent input noise. Thus, the
input transistor’s noise contribution is critical and must be minimized. To reduce their
ﬂicker noise contribution, a large W and L are needed but at the expense of increased
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active area. The input transistors (M1,M2 in Fig. 3.41) in A1 are frequently chosen as
PMOS transistors since the Kf is smaller than in the NMOS. Also, wide L are typically
used to minimize their ﬂicker noise contribution in the audio bandwidth.
The GBW and ADC for the ampliﬁer topology shown in Fig. 3.41 are,
GBW =
gm1,2
2π ·CC (3.32)
ADC =
gm2
gds4
(
gm5
gds5
)
(3.33)
where gds is the drain to source conductance of the transistor, and assuming that M1 =M2
and M3 = M4. Typically, the gm is chosen as a function of the desired GBW as expressed
in (3.32). Then, the gds of the transistors are designed to satisfy the required DC gain. To
choose the ampliﬁer’s GBW, several tradeoffs need to be considered such as the SR, power
consumption, and its effect on (3.24).
The ampliﬁer’s SR imposes a limitation in the large signal operation of the compen-
sator. In the two-stage miller-compensated ampliﬁer topology, the worst case SR for a
unity gain conﬁguration can be expressed as [79, 83, 84],
SR∼= Itail
CC
=
Itail ·2π ·GBW
gm1,2
= 2π ·GBW ·Vdsat1,2 . (3.34)
The full-power bandwidth is deﬁned as the maximum frequency ( fmax) at which the am-
pliﬁer will yield an undistorted AC output with the largest possible amplitude (Vmax) [83].
The minimum SR requirement for ampliﬁer A1 using this deﬁnition is,
SRmin ≥ 2π · fmax ·Vmax. (3.35)
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The compensation’s ampliﬁer A1 has to process the input audio signal and the high fre-
quency feedback signal. Therefore, the fmax would correspond to the feedback’s switching
frequency, andVmax to the peak voltage of the error signal in the system. To specify a min-
imum GBW requirement, the small signal behavior in (3.34) could be related to the large
signal by using (3.35), and solving for GBW [84]. The minimum GBW needed in A1
ampliﬁer can be expressed as,
GBWmin ≥ fmax ·VmaxVdsat1,2
. (3.36)
Several design alternatives are possible taking into account the tradeoffs present in
(3.36). Also, the Vdsat1,2 design choice presents tradeoffs in the ampliﬁer A1 between its
DC gain, offset voltage, noise, bandwidth, and stability [79, 83].
Table 3.5: Design procedure for active integrator
1. Choose R1,R2 values based on the desired output noise.
2. Determine C1 = 1/(ωint ·R1).
3. Find minimum GBW to satisfy (3.36).
4. Select CC to ensure stability for the obtained GBWmin.
5. Calculate minimum Itail to satisfy (3.34).
6. Find required gm1,2 using (3.32).
7. Select input transistor’s width to meet (3.29),
using a wide length value to lower noise contribution.
8. Design remaining transistors M3−M5 to ensure high DC gain.
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Table 3.5 summarizes the design procedure for the active integrator used in the com-
pensator to determine the component values of the ampliﬁer given the output noise, Vmax,
fmax, Vdsat1,2, and ωint . For this example implementation, the input resistors R1,R2 were
chosen as 400 kΩ and the integrating capacitor C1 as 8 pF. This will result in an inte-
grated noise in the 20 kHz bandwidth of 11.37μV at 300◦ K. The A1 ampliﬁer’s uses
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Figure 3.42: Bode plot of two-stage example ampliﬁer.
Vdsat1,2 = 100 mV for a fmax = 500 kHz with Vmax = 0.9 V , which would require a min-
imum GBW of 4.5 MHz. Since the GBW parameter is chosen to satisfy (3.36), the A1
ampliﬁer’s DC gain is selected taking into the account the tradeoffs between the integra-
tor performance and the ampliﬁer’s power and area consumption, as detailed in (3.29) to
(3.33). For an integrating capacitor (C1 in Fig. 3.40) of 8 pF, aCC for phase margin of 60◦
is typically chosen as CC > 0.22C1 [79]. Thus, a CC= 2pF is chosen.
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The required gm for the CC and GBW selection is 60 μS, consuming an Itail = 6 μA
for a Vdsat = 0.1 V , as expressed in (3.29).
The remaining transistors M3−M5 in A1 are designed to maximize their conductance
to obtain high DC gain, as expressed in (3.33). The simulated frequency response of the
designed ampliﬁer is shown in Fig. 3.42, where the DC gain and GBW requirements
are satisﬁed, and showing a stable system with PM of 60◦. This design selection yields a
magnitude and phase deviation in the integrator function of 0.0025% and 0.4° as expressed
in (3.26), respectively.
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Figure 3.43: Equivalent output noise voltage for the example ampliﬁer.
The equivalent output noise voltage for the designed ampliﬁer example is shown in Fig.
3.43. The integrated noise in the audio bandwidth is 13 μV at 300◦ K, that is comparable
to the input resistor noise.
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This is important since these two noise sources will dominate the output noise of the
CDA. If the resistor noise is higher than the ampliﬁer noise, then the ampliﬁer can lower its
power consumption to have less or equal noise than the input resistors. On the other hand,
if the resistor noise is lower than the ampliﬁer noise, then the ampliﬁer has to increase its
power consumption to have less or equal noise than the input resistors, or to drive a larger
capacitance since the resistor value decreased to lower its noise.
The total ampliﬁer power consumption from a 1.8 V supply is 56 μW, where the ﬁrst
stage consumed 18 μW and the second stage consumed 38 μW. The second stage often
consumes more power than the ﬁrst stage to push the output pole to high frequencies,
ensuring a single pole frequency response in the ampliﬁer [79, 83].
3.3.2 Pulse-width modulator
The PWM circuit is typically implemented using a comparator with large DC gain
[79]. The comparator can be designed as a push-pull open loop ampliﬁer, , as shown in
Fig. 3.44, to achieve high slew rate to minimize propagation delay and with high PSRR to
suppress the supply noise contribution at its output.
M1 M2
VDD
VI+ VI-
M3 M4
Itail
VDD
M5
VO
M7
VDD VDD
M6
M8
Figure 3.44: Comparator schematic diagram with push-pull output stage.
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The comparator takes the input voltage difference and ampliﬁes it such that the out-
put is pushed up to the supply voltage or pulled down to ground. The DC gain of the
comparator is given by,
ADC,comp =
gm1
gm3
[
(W/L)6
(W/L)3
]
∼= (W/L)1
(W/L)3
[
(W/L)6
(W/L)3
]
(3.37)
where transistors are assumed as M1 = M2, M3 = M4, M5 = M6, and M7 = M8. The main
advantage of this implementation is that all the internal nodes appear as high impedance,
minimizing the signal propagation delay from input to output. Thus, all the transistors are
sized with small widths and lengths. The output transistors M6 and M8 can provide almost
rail-to-rail output voltage, and are sized such that they can charge and discharge the output
node very fast.
The power consumption in the comparator implementation of Fig. 3.44 depends on the
operating frequency of the PWM carrier signal and the load capacitance of the comparator.
The load capacitance (Cload) is typically the gate capacitor of a digital inverter in the
range of 10-30 fF. Thus, the comparator power dissipation (Pcomp) due to charging and
discharging of the load capacitor and its quiescent current can be expressed as,
Pcomp = PQ+PSW ∼=VDD · Itail +Cload ·V 2DD ·FSW . (3.38)
The goal of the comparator is to minimize its propagation delay by reducing the
rise/fall time of its output. A rule-of-thumb is to target a rise/fall time of 0.5% of the
switching period. For example, for a FSW = 500 kHz with switching period of 2μs, the
desired maximum rise/fall time is 10 ns. To avoid being slew rate limited, the minimum
Itail needs to be higher than 5 μA, as expressed in (3.34).
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If the FSW is increased to 2 MHz, then the minimum Itail will increase to 20 μA or 4X
times more power. Thus, increasing the FSW will directly increase the power consumption
of the comparator.
Table 3.6: Design procedure for PWM comparator
1. Choose minimum Itail to satisfy (3.34) and (3.35)
for a given FSW and CC =Cload .
2. Determine (W/L)1/(W/L)3 using (3.37) to maximize DC gain.
3. Select M1 transistor’s width, using minimum lengths to maximize (3.37)
4. Select M3 transistor’s width, using large lengths to maximize (3.37)
5. If more DC gain is needed, (W/L)6/(W/L)3 can be increased.
Table 3.6 provides a concise design procedure for the comparator in Fig. 3.44. For
example, a FSW = 500 kHz with switching period of 2μs will require a minimum Itail = 5
μA for a desired maximum rise/fall time of 10 ns in a Cload = 10 f F . For a DC gain of
60 dB or 1000 V/V, a (W/L)1 = 1000 · (W/L)3 is needed. Thus, the transistor sizes are
selected as (W/L)1 = 18μm/0.18μm and (W/L)3 = 0.36μm/4μm, having a DC gain of
60.91 dB or 1111 V/V.
The triangle wave signal is typically generated from a relaxation oscillator as shown
in Fig. 3.45, where the output triangle wave signal (VTRI) is used as the input for two
comparators that will set the voltage limits of VTRI . The output of the comparators are
used to control a set-reset (SR) latch that generates the gate voltages for switches M1 and
M2. The comparators used to set the voltage limits have to be fast and glitch free to avoid
errors or peaking during the transitions. The SR-latch should have small metastability and
small delay to avoid deviation from the desired FSW .
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The current sources should have high output conductance to avoid distortion of the
carrier signal. The switches’ on-resistance have to be small enough to avoid voltage drops
during each switching cycle.
S Q
R
VDD
VH
VL
Isource
Isink
CS
VTRI
VL
VH
t1 t2
VTRI
M1
M2
Figure 3.45: Triangle wave generator circuit.
The operation is as follows: During the period t1, M2 is on and M1 is off; thus, the
capacitor CS is charged with a constant current given by Isource to ramp up VTRI until it
exceeds the high voltage threshold VH . Then, during the period t2, M1 is on and M2 is off;
thus,CS is discharged with a constant current given by Isink to ramp downVTRI until it falls
below the low voltage threshold VL. This process is repeated each cycle and the period of
the carrier wave signal is TSW = t1+ t2. Thus, the FSW can be expressed as,
FSW,tri =
Isink
2CS(VH −VL) (3.39)
where Isink = Isource is assumed. If the current sources are not equal, then the output triangle
waveform will be distorted. The main design tradeoffs are between the area occupied by
the capacitor and the current sources power consumption. A large CS value will allow
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low power consumption but will occupy considerable area to implement it. A small CS
value will occupy small area but will consume large power. Also, if the Isink is large, the
drop across the on-resistor of the switches is more prominent, requiring large transistors
to minimize the voltage drop.
The distortion of the output waveform results from the cropping of the peaks and val-
leys of VTRI . If the output swing is rail-to-rail, then when the output signal is near a rail,
the voltage drop across the current sources and the switches will limit the maximum output
swing, distorting the output waveform.
The resulting FSW,tri is highly dependent on the variations of CS. Thus, the capacitor
choice needs to consider the sensitivity of the material used to implement it under different
voltage conditions. The circuit is sensitive to variations in the supply and in its limit
voltages. For this example implementation, a VH=1.35 V, VL=0.45 V, and CS=1 pF, will
require an Isink ∼= 1 μA. The VTRI will have an amplitude of 0.9 VPP centered around 0.9 V
that is the common mode voltage of the system.
3.3.3 Class-D output stage
The class-D output stage is typically designed to minimize its dynamic power dissipa-
tion and its conduction power dissipation without degrading the propagation delay [60].
This is to achieve high power efﬁciency as discussed in Section 3.1.2. A typical imple-
mentation is shown in Fig. 3.46, where a non-overlapping signal generator is used to avoid
excessive short-circuit current through the class-D output stage. The non-overlap delay
(tov) is chosen as a tradeoff between efﬁciency and distortion [85]. Nevertheless, due to
the large gate capacitance of the output stage transistors, a driver stage implemented as a
tapered buffer is used to charge and discharge these large gate capacitances with minimum
power-delay product [86].
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For this design example, nominal 1.8 V devices are used to implement the output power
stage. Nonetheless, higher output power capabilities could be expanded using high volt-
age devices such as thick oxide,LDMOS, or DMOS transistors depending on the desired
application [8, 62].
tov
VPWM VSW_P
VSW_N
tov tov
tov
VSW
Non-overlap signal generator Drivers Class-D 
Output Stage
VDD
Figure 3.46: Class-D output stage with auxiliary circuits.
The class-D output stage as shown in Fig. 3.46 is commonly known as a single-ended
or half-bridge output stage. Its output transistors need to be carefully sized to avoid the
dynamic or conduction losses to dominate the overall efﬁciency performance. Fig. 3.47
illustrates the design tradeoffs when choosing the width for the NMOS and PMOS tran-
sistors for a minimum length of 180 nm.
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For example, for a typical EM speaker with an 8 Ω impedance, a RdsON = 0.2 Ω will
limit the efﬁciency to 97 % at high output power, as expressed in (2.10) and (3.2). Thus,
from Fig. 3.47, the PMOS need to have a width of 12 mm, and the NMOS need a width
of 3 mm. This will result in gate capacitance for the PMOS of 16 pF, and 4 pF for the
NMOS.
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Figure 3.47: Transistor gate capacitance and RdsON versus transistor width.
It can be noticed that further reducing the RdsON will dramatically increase the gate
capacitance, increasing the switching losses, and decreasing the power efﬁciency in the
CDA at low output power. Since the transistors have large widths, their substrate area is
large, resulting in a parasitic body-diode that plays a role in the power losses of the output
stage, as expressed in (3.5). A sample design procedure for the half-bridge output stage is
illustrated in Table 3.7.
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The maximum output power that the half-bridge output stage in Fig. 3.46 can provide
to an EM speaker is a function of its supply voltage and the load impedance. The power
rating can be expressed as,
PO,max =VO,max · IO =
V 2O,max
Rload
(3.40)
where VO,max is the maximum RMS voltage of the audio signal. For this implementation
example, the common mode level is 0.9 V for a supply voltage of 1.8 V; thus, the audio
signal amplitude swings from 1.8 V to 0 V, resulting in a maximum peak voltage of 0.9 V.
Then, the VO,max is 0.636 Vrms, resulting in a PO,max of 50.6 mW for an 8 Ω EM speaker,
or 101.12 mW for a 4 Ω EM speaker. .
To increase the power rating of the CDA without increasing the supply voltage, a full-
bridge conﬁguration as shown in Fig. 3.48 can be used as the class-D output stage, where
the output audio signal is taken differentially as the voltage across the speaker load.
Table 3.7: Design procedure for half-bridge output stage
1. Determine maximum Iload =Vout/|Zload| for a given loudspeaker impedance
and supply voltage.
2. Choose desired efﬁciency region to optimize from Fig. 3.4
3. Plot the NMOS and PMOS transistor’s width versus Rds,on
and gate capacitance, as in Fig. 3.47
4a. For region I, choose the NMOS and PMOS transistor’s width
for the desired gate capacitance to minimize PSW .
4b. For region II, determine the NMOS and PMOS transistor’s width
based on where the Rds,on and gate capacitance plot intersect each other.
4c. For region III, choose NMOS and PMOS transistor’s width
for the minimum Rds,on = Rload(1−η)/η .
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This conﬁguration is also known as a Bridge-tied Load (BTL) or H-bridge output stage.
VSW1
VDD
VSW2
VDD
CF
LF
CF
LFRload
VO
Figure 3.48: Full-bridge class-D output stage.
Since each side or leg of the H-bridge process the full audio signal amplitude but with
180◦ phase difference between each leg, the output voltage swing compared to the half-
bridge output stage is doubled, increasing 4 times the output power.
Also, the output signal even harmonics get ideally canceled by the subtraction opera-
tion, including the DC voltage. For the same example as in the half bridge, the VO,max is
1.272 Vrms, resulting in a PO,max of 202 mW for an 8 Ω EM speaker or 404.5 mW for a 4
Ω EM speaker.
To implement the H-bridge output stage, the active area used for the output switches
and the cost of components in the output ﬁlter are doubled, since you need a complete
half-bridge for each side, as observed in Fig. 3.48. Also, the CDA power consumption is
doubled since the output signal is differential and needs to be translated to a single-ended
conﬁguration using an additional block in the feedback.
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A design procedure for the full-bridge output stage is presented in Table 3.8.
Table 3.8: Design procedure for full-bridge output stage
1. Determine maximum Iload = 2Vout/|Zload| for a given loudspeaker
impedance and supply voltage.
2. Choose desired efﬁciency region to optimize from Fig. 3.4
3. Plot the NMOS and PMOS transistor’s width versus Rds,on
and gate capacitance, as in Fig. 3.47, for half-bridge of the output stage.
4a. For region I, choose the NMOS and PMOS transistor’s width
for the desired gate capacitance to minimize PSW .
4b. For region II, determine the NMOS and PMOS transistor’s width based
on where the Rds,on and gate capacitance plot intersect each other.
4c. For region III, choose NMOS and PMOS transistor’s width
for the minimum Rds,on = Rload(1−η)/η .
5. Duplicate the designed transistors to create the full-bridge output stage.
Another alternative is to use a differential CDA architecture, as observed in Fig. 3.49.
Compared with the SE CDA architecture shown in Fig. 3.40, the differential CDA archi-
tecture doubles the amount of components needed to implement the system, increasing
the area and power consumption of each block in the loop. Pseudo-differential or fully-
differential ampliﬁer conﬁgurations could be used in the compensator to process the two
feedback paths [57, 87]. The main advantage is that the differential output voltage is pro-
cessed differentially by the loop, enhancing greatly the audio performance.
One drawback in the H-bridge output stage is when the audio signal is not present, the
switching signals (VSW1,2) are still existing, and the differential switching signal (VSW1−
VSW2) is changing from VDD to -VDD.
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Thus, some output current ripple is still present across the output ﬁlter, dissipating
power. One alternative to decrease considerably this ripple is to switch the outputs VSW1,2
in phase such that when no signal is present both cancel each other, reducing the signal
across the load, as shown in Fig. 3.50. This switching strategy is commonly know as ﬁlter-
less modulation or three level modulation [42, 63], and its typical waveform is illustrated
in Fig. 3.51 to contrast it with the conventional H-bridge switching.
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Figure 3.49: First-order differential PWM CDA architecture.
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The main advantage of the three level switching is that the frequency components of
the carrier signal are doubled, allowing smaller ﬁlter components, or, if the EM speaker
has high inductance, to completely remove the output ﬁlter at the expense of THD+N
degradation and large EMI.
A more complex approach to cancel more harmonics in the switching output signal
requires multiple power transistors at the output stage operating from two different supply
voltages, as shown in Fig. 3.52 [43].
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LloadRload
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Figure 3.50: Filterless class-D output stage.
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Figure 3.51: Filterless and conventional H-bridge switching comparison.
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This approach will achieve a multilevel switching signal which in turn will increase
the linearity of the quantization process by increasing the number of effective bits, as
expressed in (3.13). Its switching output waveform is shown in Fig. 3.53 where 5 quanti-
zation levels can be observed.
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Figure 3.52: Multilevel class-D output stage.
The main drawbacks is the need for 8 switches, two ﬂoating supplies, and a complex
switching strategy. The power consumption of this technique dramatically limits the ef-
ﬁciency, making it not practical for mobile devices applications. Also, any timing error
in the switching signals of any transistor will reduce the effectiveness of the linearity en-
hancement.
The effect of increasing the effective FSW can also be achieved by using a single voltage
supply but multiple phases in an interleaved output stage as shown in Fig. 3.54 where 3
different phases separated 60° apart from each other are used to process the output signal.
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The main drawback of this output stage is that an extra inductor is needed for each
additional clock phase [88, 89, 90].
The multilevel and multiphase approach have also been used in DC-DC buck convert-
ers to reduce the output voltage and current ripple, and to lower the RMS current ﬂowing
into each inductor. However, since each additional clock phase or output level requires
an extra inductor, the multiphase approach in Buck converters is practically limited to 3
levels [91].
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Figure 3.53: Switching output waveform with 5 quantization levels.
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Figure 3.54: Multiphase interleaved class-D output stage.
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3.3.4 Output ﬁlter
The main function for the output ﬁlter is to recover the low frequency audio signal from
the modulated output. An off-chip second-order low-pass ﬁlter is typically used. Since the
output current ﬂows through the output ﬁlter components, an inductor and capacitor are
typically used to avoid extra power dissipation. Fig. 3.55 show two typical conﬁgurations
for the half-bridge output stage when a dual supply or single supply are used.
The EM speaker must not have a DC component to avoid damaging the transducer.
Thus, the single supply conﬁguration must have a large decoupling capacitor to remove the
DC component. The transfer function for the LC ﬁlter with single supply and decoupling
capacitor shown in Fig. 3.55 can be expressed as,
VO(s)
VSW (s)Single
=
ω2LC
s2+ω2LC
(
s
s+ωz
)
=
1/(LFCF)
s2+1/(LFCF)
(
s
s+1/(CDRload)
) (3.41)
where the cutoff frequency of the ﬁlter is given by LFCF and the decoupling capacitor CD
creates a high pass ﬁlter characteristic with the load.
The transfer function for the LC ﬁlter with dual supply shown in Fig. 3.55 is expressed
as,
VO(s)
VSW (s)Dual
=
ω2LC
s2+ s ·2 ·ζ ·ωLC+ω2LC
=
1/(LF ·CF)
s2+ s · (Rload/LF)+1/(LF ·CF)
(3.42)
where it can be observed that the EM speaker equivalent resistance will determine the
damping factor (ζ ) of the LC ﬁlter.
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The ﬁlter design presents several tradeoffs between the cut-off frequency, the FSW of
the system, the linearity of the components, and its power dissipation. The selection of the
damping factor can affect the linearity of the audio signal if peaking is present in (3.42).
Also, the inductor value selection will affect the amount of current high frequency ripple
that will create power losses in the non-idealities of the components.
For this example implementation, the dual supply ﬁlter was designed with a cutoff
frequency of 22.5 kHz, and the ﬁlter components were chosen as LF = 50 μH, CF =
1 μF , and Rload = 8 Ω. This selection will result in a Butterworth ﬁlter approximation
which gives a ﬂat magnitude response and a linear phase response. A blocking capacitor
CD = 10 μF is included to remove the DC component applied to the speaker.
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Figure 3.55: Single-ended output ﬁlter conﬁgurations.
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3.3.5 Current and voltage sensor techniques
Some close loop CDA architectures need to monitor the output voltage and output
current to determine the correct operation of the system [64]. Also, when the current and
voltage information is available, intelligent signal processing can be achieved to extract
the real time impedance of the speaker, and calibrate the system to maximize the output
power and efﬁciency [92]. Another useful function is the over-current protection of the
output stage. The output voltage is easily monitored with the feedback loop since most
CDA operate in voltage domain. Thus, a simple wire line connection is enough to sense
the output voltage. The main challenge is to accurately monitor the output current. Several
current sensing techniques have been explored in DC-DC power converters [93, 94]. Most
of the techniques imply adding extra components in series or parallel to the output stage
or output ﬁlter to extract the output current information. A brief overview of the most used
techniques will be discussed next.
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Figure 3.56: Current sensing method using inductor series resistor.
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The simplest method to measure the output current is to extract it from the inductor
current using a sensing resistor (Rsense) in series with the inductor as shown Fig. 3.56,
where the sensing voltage (Vsense = IO ·Rsense) is frequency independent and proportional
to IO.
The drawback of this technique is that Rsense is in the high current path, dissipating
power. Also, its dynamic range is very limited since to sense small IO, a large Rsense would
be needed, but when IO increases, the large Rsense would saturate the sensing ampliﬁer
output.
Another simple method is to use a current transformer or coupled inductor as the in-
ductor in the output ﬁlter, as illustrated in Fig. 3.57. This sensing technique dissipate
very little power since the transformer is magnetically coupled to the inductor ﬁlter and
attenuates the sensing current by its transformer gain determined by the N turns around
the magnetic core; the sensing voltage is given byVsense = IO/N ·Rsense. Rsense is also used
to convert the output current of the transformer to voltage.
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Figure 3.57: Current sensing method using current transformer.
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The main drawback of this technique is that the current transformer is a bulky and
expensive component that requires large PCB area to avoid EMI with other components.
Also, its frequency response has to be high enough to process the carrier signal. The
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Figure 3.58: Current sensing method using DCR sensing.
sensing technique in Fig. 3.58 uses the parasitic inductor resistance (DCR) to sense the
current across it. The DCR is not an explicit component and must be extracted from the
inductor frequency response. In other words, the inductor and DCR have a high pass
frequency response. Thus, a low pass frequency response is needed to cancel ﬂatten the
frequency response, and extract the DCR magnitude which is proportional to the output
current.
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The sensing voltage for the DCR sensing technique can be expressed as,
Vsense =
(
1+ sLF/DCR
1+ sRsenseCsense
)
·DCR · IO. (3.43)
The main drawback of this technique is that the inductor and DCR exact values are
needed, and they depend on the manufacturer that provides accuracies up to 20%. Thus,
the technique is not accurate and highly sensitive to component variations.
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Figure 3.59: Current sensing method using source sensing resistor.
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All the previous current sensing technique have the drawback that require external
components. Thus, the terminal capacitance, the lead inductance and resistance of each
external component will affect the accuracy of the measurement. Thus, a current sensing
technique that can be fully integrated on the same die as the output stage is desired to have
high accuracy in the measurement.
A fully integrated current sensor can be implemented using an on-chip sensing resistor
in series with the NMOS transistor, as illustrated in Fig. 3.59. This resistor is typically
implemented as a low value metal resistor. However, it only monitors the output current
when the NMOS transistor is active, and the sensing resistor dissipates power. This is a
simple current sensing scheme that is typically preferred for over-current applications.
A more practical fully integrated sensing technique with good accuracy is shown in
Fig. 3.60, where a sensing transistor K times smaller than the output transistor is used to
extract the output current. The ampliﬁer is used to force the same VDS drop across both
transistors. Since both transistor have the same VGS and VDS, the current ﬂowing through
the Rsense is an attenuated copy of the current in the output transistor.
The main drawback of this technique is that the output current is only measured when
the PMOS is active. The other half of the cycle the current is not monitored. A similar
sensing scheme would be needed for the NMOS transistor to monitor the complete cycle,
at the expense of extra power consumption. The sensing voltage for the current mirror
MOSFET sensor can be expressed as,
Vsense =
IO
K
·Rsense (3.44)
where K is the width ratio between the output and sensing transistor.
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Another drawback for this sensing technique is the matching between transistors. The
output transistor is typically implemented as hundreds of small transistors in parallel, while
the sensing transistor is implemented as a single transistor. Thus, the process variations
across the chip affect each transistor differently, degrading the accuracy of the measure-
ment. Also, the high frequency switching noise is passed to Vsense by the ampliﬁer, requir-
ing ﬁltering to accurately sense small currents.
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Figure 3.60: Current sensing method using a current mirror MOSFET.
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Table 3.9 summarizes the tradeoffs for each of the discussed current sensing techniques
[93, 94]. Each technique is useful and has its applications. However, for CDA applica-
tions in mobile devices, the inductor series resistor, the transistor source resistor, and the
transistor current mirror sensing techniques are the most suitable.
Table 3.9: Current sensing techniques comparison for CDA applications
Sensing On-chip Accuracy Power Complexity Operational
Technique Integration Dissipation Bandwidth
Inductor No H H L H
series resistor
[64]
Current No H L L L
Transformer
[95]
Inductor No M L H L
DCR sensing
[96]
Transistor Yes M H L M
source resistor
[92]
Transistor Yes H M M L
current mirror
[47]
L=Low, M=Medium, H=High
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4. A FEED FORWARD POWER SUPPLY NOISE CANCELLATION
TECHNIQUE FOR CLASS-D AMPLIFIERS*
4.1 Power-supply noise problem in class-D audio ampliﬁers
Mobile devices often require the CDA output stage to be connected directly to the
battery, providing the maximum amount of available power to the load [8, 9], as expressed
in (3.40) of Section 3.3.3. In system-on-chip applications, the digital and radio frequency
(RF) circuits often share the same battery as the analog circuits [3, 10]. Consequently, any
noise on the battery power-supply plane is mixed together with the audio signal, degrading
the ampliﬁer’s performance, as depicted in Fig. 4.1.
Open-loop CDA architectures are very sensitive to the power-supply noise since they
directly couple the noise to the load each time the output stage switches. Hence, a good
power supply rejection ratio (PSRR) is highly desirable for the CDA in battery-powered
applications. One proposed solution to improve PSRR is to introduce a voltage regulator
between the battery and the class-D ampliﬁer to provide isolation from the power-supply
noise [2]. However, this solution might reduce the available voltage delivered to the load,
thereby limiting the audio ampliﬁer’s maximum output power, which generally degrades
the efﬁciency of the overall audio system due to the additional power dissipation in the
voltage regulator.
Closed-loop CDA architectures conventionally enhance the PSRR by means of nega-
tive feedback. This feedback mechanism limits the noise coupled from the power-supply
rail to the output. The resulting noise attenuation is proportional to the loop gain of the
system.
*©2014 IEEE. Reprinted, with permission, from "A Feed-Forward Power-Supply Noise Cancellation Tech-
nique for Single-Ended Class-D Audio Ampliﬁers" by A. I. Colli-Menchi, J. Torres, and E. Sanchez-
Sinencio, IEEE J. of Solid-State Circuits, vol.49, no.3, pp.718-728, March 2014.
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Thus, a common method to improve the PSRR is to attenuate the supply noise with a
high-order compensator’s large loop gain [57], as explained in section 3.2 and depicted in
Fig. 4.2.
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Figure 4.1: Power supply noise problem in class-D ampliﬁers.
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Figure 4.2: Conceptual diagram of conventional solution to reduce power supply noise in
class-D ampliﬁers.
High-order ﬁlters have been implemented in the compensator to improve audio perfor-
mance [9, 42, 61, 62, 65, 97]. However, frequency compensation techniques are required
to ensure a stable system, increasing the quiescent power consumption and silicon area.
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Similarly, self-oscillating techniques in [63, 64, 65] have been suggested to accom-
plish higher audio quality, using non-linear compensation techniques. However, the PSRR
is still limited by the amount of loop gain and/or mismatch achieved in differential archi-
tectures.
Differential architectures with H-bridge output stages could provide good PSRR per-
formance at the expense of larger silicon area and power consumption [9, 42, 61, 62,
65, 97]. In these architectures, matching between the differential paths limits the PSRR
[57, 98]. Mismatch values as low as 0.01 % for passive components can be achieved with
good layout, trimming, or calibration techniques [99]. However, this comes at the expense
of increasing the silicon area and complexity. In [98] a self-adjusting voltage reference
scheme was proposed to alleviate the matching requirements in bridge-tied load (BTL)
differential architectures to achieve high PSRR. Nevertheless, the PSRR improvement is
not constant across the audio bandwidth, limiting its beneﬁts.
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Figure 4.3: Conceptual diagram of proposed solution to reduce power supply noise in
class-D ampliﬁers.
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This section presents a design methodology to improve the PSRR in single-ended CDA
architectures without increasing the compensation’s ﬁlter-order. This is accomplished by
using a feed-forward power-supply noise cancellation (FFPSNC) technique to suppress
the supply-noise present in the system, as observed in Fig. 4.3. The technique improves
the PSRR across the entire audio bandwidth independent of the compensation’s frequency
characteristics. Also, the technique provides single-ended (SE) CDA architectures a PSRR
performance comparable to differential architectures. The FFPSNC technique’s small qui-
escent power and silicon area overhead, makes it an attractive alternative to enable high
PSRR in the single-ended CDA architecture.
4.2 Power-supply noise modeling in class-D audio ampliﬁers
A review of the small signal linear model for the CDA is discussed to understand
the system limitations. From these models, the power-supply noise transfer function for
the CDA system is evaluated. The inputs of the system are assumed AC ground, and
the only source of noise comes from the CDA output stage’s power-supply. The SE CDA
architecture and the differential BTL CDA architecture models are discussed to emphasize
their tradeoffs.
4.2.1 Single-ended load
The linear model of the SE CDA architecture is shown in Fig. 4.4; whereVN represents
the supply noise in the output power stage, GC(s) symbolizes the transfer function (TF) of
the compensator, GM(s) denotes the modulator TF, β (s) is the feedback TF, D represents
the CDA duty cycle (which in this analysis is considered constant [51]); and F(s) is the
output ﬁlter TF. The output ﬁlter is typically designed with |F(s)| ∼= 1 across the audio
bandwidth.
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Therefore, the TF from VN(s) to VO(s) for single-ended CDAs can be expressed as,
VO(s)
VN(s)
∣∣∣∣
SE
=
D ·F(s)
1+GC(s) ·GM(s) ·β (s)
∼= D
LG(s)
(4.1)
where LG(s) = GC(s) ·GM(s) ·β (s) is the loop gain TF. The ratio in decibels between the
power-supply noise and the output signal can be expressed as,
PSRRSE,dB = 20 · log
(∣∣∣∣VNVO
∣∣∣∣
)∣∣∣∣
SE
∼=−20 · log(D)+20 · log(|LG(s)|). (4.2)
GM(s) Σ VOGC(s)Σ
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-
+
+
+
β(s)
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VN
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Figure 4.4: Single-ended class-D audio ampliﬁer linear model.
As can be seen in (4.2), large loop gain magnitude is required to have a high PSRR. As
discussed in Section 3.2, the loop gain magnitude is typically increased by two methods.
First, GC(s) could be enhanced by increasing the compensation’s ﬁlter-order. Nonetheless,
stability for all the input signal magnitude range is more difﬁcult to achieve in high-order
ﬁlters, and would require large silicon area and extra quiescent power consumption [9, 42,
61, 62, 65].
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Second, GM(s) could be increased to enhance PSRR. For example, a constant fre-
quency PWM modulator is modeled as a linear constant magnitude, depending only on its
input [51]; as expressed by,
GM =
Vsupply
VTRI
(4.3)
where Vsupply denotes the modulator’s output square wave voltage amplitude and VTRI is
the triangular-wave carrier’s peak-to-peak voltage amplitude. To increase GM in a battery-
powered device with ﬁxedVsupply,VTRI needs to be reduced. This requires a more stringent
design on the comparator to detect smaller voltages, and as a result, the PSRR improve-
ment is limited. Other modulation schemes like SO or SDM will have different GM(s),
providing a different gain in the loop.
4.2.2 Bridge-tied load
The linear model for the BTL differential CDA architecture is illustrated in Fig. 4.5.
It can be observed that each differential path receives the same noise contribution from
the power-supply, assuming ideal matched conditions between the two paths. Therefore,
we can express the transfer function for the power-supply noise of the BTL CDA to its
differential output VO(s) =VO,P(s)−VO,N(s) as,
VO(s)
VN(s)
∣∣∣∣
BTL
=
D · (LG2(s)−LG1(s)) ·F(s)
1+LG1(s)+LG2(s)+(LG2(s) ·LG1(s))
∼= D
(
LG2(s)−LG1(s)
LG2(s) ·LG1(s)
) (4.4)
where LGi(s) = GCi(s) ·GMi(s) ·βi(s), for i= 1,2.
It can be observed in the numerator of (4.4) that the power-supply noise contribution
depends on the difference between LG1(s) and LG2(s).
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Hence, assuming LG(s) = LG2(s) = (1± δ ) ·LG1(s) and 0 < δ < 1, to take into ac-
count the deviation δ between the two differential paths, the transfer function in (4.4)
becomes,
VO(s)
VN(s)
∣∣∣∣
BTL
∼= D
(
(1±δ )LG1(s)−LG1(s)
LG(s) ·LG1(s)
)
∼= D
( |δ | ·LG1(s)
LG(s) ·LG1(s)
)
∼= D
( |δ |
LG(s)
)
.
(4.5)
The PSRR transfer function in decibels for the BTL CDA yields,
PSRRBTL,dB = 20 · log
(∣∣∣∣VNVO
∣∣∣∣
)∣∣∣∣
BTL
∼=−20 · log(D)+20 · log(|LG|)−20 · log(|δ |) (4.6)
In the ideal scenario where both paths are perfectly matched, this architecture provides
inﬁnite PSRR since the deviation (δ ) would be zero.
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VO_N
GC2(s)Σ
VI_N
- +
++
β2(s)
VN
F2(s)
GM1(s) Σ
VO_P
GC1(s)Σ
VI_P
-
+
++
β1(s)
F1(s)
D
Figure 4.5: Bridge-Tied Load differential CDA linear model.
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Nonetheless, mismatch geometries on passive components and active devices, together
with ampliﬁer errors (due to ampliﬁer ﬁnite loop-gain and bandwidth), will limit the PSRR
performance. In other words, the deviation δ is a frequency dependent variable since it
needs to match the frequency responses of both differential paths.
For example, a second-order BTL CDA design with a deviation δ = 10% between
both loops, |LG(s)| = 70 dB at 217 Hz, and D=0.5 would have a PSRR of 96 dB at low
frequencies according to (4.6). The deviation δ is typically the limiting factor for the
PSRR in differential CDA architectures, and it typically depends on the matching of two
passive feedback networks (e.g. for a ﬁrst-order compensator shown in Fig. 3.49, the error
δ would be limited by the mismatch between two resistors and two capacitors [57]). Also,
if the modulator is implemented with a pseudo-differential arrangement of comparators,
then the delay, offset, and gain mismatch between comparators will increase the deviation
δ in the loop.
4.3 Proposed feed-forward power-supply noise cancellation technique
The proposed FFPSNC technique linear model is illustrated in Fig. 4.6 for the CDA
architecture. As can be observed, an additional feed-forward path GFF(s) is introduced
in the system to inject the power-supply noise at the input of the modulator block. The
feed-forward path’s purpose is to replicate the power-supply noise with the correct gain
and polarity and inject it into the system to cancel out the supply noise going through the
feedback loop before it reaches the modulator block. This is because the modulator block
performs a non-linear operation that results in intermodulation and harmonic distortion.
The transfer function from VN(s) to VO(s) for the CDA (including the proposed FFP-
SNC technique) is given by,
VO(s)
VN(s)
∣∣∣∣
FFPSNC
=
D ·
(
1−GFF(s) ·
(
GM(s)
D
))
·F(s)
1+GC(s) ·GM(s) ·β (s) . (4.7)
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It is worth noting that if we remove the GFF(s) path, the transfer function in (4.7)
reduces to (4.1). By observing the numerator of (4.7), we can conclude that the power-
supply noise present at the output would be completely canceled by selecting GFF(s) =
D/GM(s). This cancellation can be achieved independently of GC(s). Another alternative
to implement the feed-forward path GFF(s) is to apply it before the compensator block
GC(s). However, the required GFF(s) would contain the reciprocal of GC(s), which is a
frequency dependent block, and would require matching more components, making this
choice less feasible. The proposed path shown in Fig. 4.6 is the best tradeoff choice
between additional hardware overhead and design complexity.
Note that the proposed FFPSNC technique could be applied to BTL architectures but it
would require two feedforward paths applied to each differential path, introducing another
mismatch element. The PSRR would be limited by the differential path mismatch, the
mismatch between the feed-forward cancellation paths, and the GFF(s) implementation
mismatch, making the technique not very feasible for BTL implementations.
Σ Σ
GFF(s)
VN
Σ
VI
-
-
+ +
++ VO
GC(s) GM(s)
D
F(s)
β(s)
Figure 4.6: Class-D ampliﬁer linear model with proposed FFPSNC technique.
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4.3.1 Proposed FFPSNC technique description
The amount of noise cancellation depends on the ability of GFF(s) to precisely repli-
cate D/GM(s). Thus, any deviation from it will limit the amount of noise cancellation
achieved by the technique. Considering the deviation α from the ideal value, which
includes variations in D or GM(s), the actual GFF(s) in (4.7), expressed as GFF(s) =
(1±α) ·D/GM(s) with 0 < α < 1, becomes,
VO(s)
VN(s)
∣∣∣∣
FFPSNC
= D ·
(
1− (1±α) ·
(
D
GM(s)
)
·
(
GM(s)
D
))
1+LG(s)
∼= D · |α|
LG(s)
. (4.8)
The PSRR in decibels for the single-ended CDA with the proposed FFPSNC technique
can be expressed as,
PSRRFFPSNC,dB = 20 · log
(∣∣∣∣LG(s)D ·α
∣∣∣∣
)
∼=−20 · log(D)+20 · log(|LG|)−20 · log(|α|).
(4.9)
The PSRR improvement for the proposed technique is −20 · log(|α|) compared with
(4.2). The FFPSNC technique provides the beneﬁt of additional PSRR limited by the
amount of mismatch between two paths, as in BTL architectures. However, to minimize
the error δ in (4.6), a precise match of two feedback networks must be obtained to achieve
high PSRR, and this matching would consume a large silicon area [57, 87]. In the proposed
FFPSNC technique, the deviation α will depend on the implementation of GFF(s).
The key parameter for the implementation of GFF(s) is a good extraction of the linear
gain GM(s) since it varies across different modulations schemes. However, the modula-
tion process is a non-linear operation that depends on its input amplitude, and it requires
a quasi-linearization to be able to extract the equivalent gain GM(s). To accomplish this,
the describing function (DF) methodology is used since it provides an approximate proce-
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dure for analyzing certain non-linear blocks in control systems such as the modulation of
switching circuits [68, 100]. A general representation for the DF as a complex gain for a
sinusoidal input of amplitude Vi and frequency ω can be expressed as,
GM(Vi,ω) = Gp(Vi,ω)+ jGq(Vi,ω)
= MG(Vi,ω)e jφG(Vi,ω)
(4.10)
where the terms Gp(Vi,ω) and Gq(Vi,ω) are the in-phase and quadrature gains of the non-
linearity. The magnitude and phase representation can be expressed as,
MG(Vi,ω) =
√
G2p(Vi,ω)+G2q(Vi,ω),
φG(Vi,ω) = tan−1
(
Gq(Vi,ω)
Gp(Vi,ω)
)
.
(4.11)
The modulation schemes used in the CDA are typically implemented with a relay,
relay with hysteresis, or odd quantizer non-linearities. For the PWM, the modulation is
implemented with a comparator with sharp transition that can be approximated to a relay
non-linearity [68] with a DF given by,
GM(Vi,ω)PWM =
VDD
Vi
∼= VDD
VTRI
(4.12)
whereVDD is the supply of the comparator andVTRI is the peak amplitude of the triangular
carrier waveform. For the close loop PWM CDA architecture, the loop forces the input of
the comparator to be within the carrier peak amplitude. Thus, the quasi-linearized gain in
(4.12) usingVTRI as the peak amplitude at the input of PWM modulator corresponds to the
expression in (4.3), verifying the analysis.
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Also, it is worth noticing that (4.12) is frequency independent, which allows a simpler
GFF(s) implementation expressed as,
GFF(s)PWM =
D
GM,PWM
∼= D ·VTRI
VDD
. (4.13)
For the SDM, the modulation is implemented with a quantizer that can be approxi-
mated to an uniform quantizer non-linearity with a DF given by,
GM(Vi,ω)SDM =
VDD
Vi
n
∑
m=1
√
1−
(
2m−1
2
q
Vi
)2
(4.14)
where q is the quantization step as expressed in (3.11), and n is the number of quantization
output levels in the quantizer. It can be observed that as n increases, the GM approaches
a linear gain. This is expected since a multilevel quantizer provide less quantization error
and a more linear operation as expressed in (3.12), at the expense of increased power
consumption as discussed in Section 3.2.2.
The gain in (4.14) is frequency independent and will approach unity forVi  q, assum-
ing Vi =VDD for full dynamic range. However, since the quantizer in a SDM architecture
is typically preceded by a sample and hold circuit, the modulator gain GM,SDM(s) contains
the delay introduced by this block.
The sample and hold operation can be approximated to a zero-order hold (ZOH) model
with transfer function expressed as,
GZOH(s) =
1− e−sTSW
sTSW
(4.15)
where TSW = 1/FSW .
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The implementation of GFF(s) for SDM needs to consider both gains and it would be
given by,
GFF(s)SDM =
D
GM,SDM
(
1
GZOH(s)
)
. (4.16)
To evaluate the effect of the ZOH, a bode plot for the ZOH with two different sampling
frequencies is shown in Fig. 4.7. It can be observed that if the sampling frequency FSW
is much higher than the desired signal bandwidth, the magnitude of (4.15) is almost unity.
However, the phase shift is dramatically different for a FSW = 200 kHz with a phase shift
of -20◦ at 20 kHz bandwidth, while for a FSW = 2 MHz, the phase shift is -1.8◦. Thus, for
FSW > 2 MHz the ZOH transfer function can be obviated.
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Figure 4.7: Magnitude and phase frequency response of zero-order hold.
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For the SOM, the modulation is implemented with a hysteretic comparator that can
be approximated to a relay with hysteresis non-linearity with a DF deﬁned in (3.19). Its
modulator gain, magnitude, and phase can be expressed as [68],
GM(Vi,ω)SOM =
VDD
Vh
e
j tan−1
⎛
⎝ Vh/Vi√
1− (Vh/Vi)
⎞
⎠
,
MG(Vi,ω)SOM =
VDD
Vh
,
φG(Vi,ω)SOM = tan−1
(
Vh/Vi√
1− (Vh/Vi)
)
∼= sin−1
(
Vh
Vi
)
(4.17)
where Vh is the hysteresis window. As in the PWM case, the close loop will force the
input signal of the hysteretic comparator to be within the hysteresis window. Thus, the
MG(Vi,ω)SOM is constant and frequency independent, but its phase response is a function
of the input amplitude and the hysteresis window, as discussed in Section 3.2.3.
Contrary to the PWM or SDM, the SOM is highly dependent on the modulator input
voltage and would present a input-dependent delay. Thus, the GFF(s) implementation has
to replicate the reciprocal of this phase variation, and it can be expressed as,
GFF,SOM(s) =
D
GM.SOM(s)
∼= D ·Vh
VDD ·
⎛
⎝
√
1−
(
Vh
Vi
)2
+
Vh
Vi
s
⎞
⎠
. (4.18)
4.3.2 Class-D with FFPSNC technique circuit implementation
From all the discussed modulation schemes, the PWM provides the simpler imple-
mentation for GFF(s). Thus, to demonstrate the effectiveness of the proposed scheme, a
ﬁrst-order SE PWM CDA with the FFPSNC technique is implemented.
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Fig. 4.8 shows the schematic circuit of the implemented CDA with the proposed tech-
nique. The design for each block is addressed next.
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Figure 4.8: Proposed CDA implementation with FFPSNC technique.
The compensator was implemented as a ﬁrst-order continuous-time integrator with
crossover frequency fint = 1/(2π ·R1 ·C1). Its value selection depends on several tradeoffs
between the passive’s area, ampliﬁer’s power, linearity, and noise, as discussed in Section
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3.3.1. To avoid signiﬁcant deviations in the compensator’s performance, the ampliﬁer’s
gain-bandwidth product (GBW) has to be higher than fint , as expressed by,
Gint,actual(s) =−
Gint,ideal(s)
1+
1
A1(s) ·βC(s)
∼=−
(
1
s ·R1 ·C1
)
1+
s
GBW
·
(
s ·R1,2 ·C1+1
s ·R1,2 ·C1
) (4.19)
where R1,2 = R1//R2, the ampliﬁer’s transfer function is characterized as A1(s)∼=GBW/s,
and βC(s) is the integration’s ampliﬁer feedback transfer function.
As discussed in Section 3.2, a large value for fint would provide a higher bandwidth
for the CDA loop. A large bandwidth would result in high linearity, high PSRR at higher
frequencies, and smaller passive component values. However, the high frequency ampli-
ﬁer’s noise would also be ampliﬁed, and the ampliﬁer’s power would need to be increased
to avoid deviations in fint due the ﬁnite GBW [84]. The fint = 15.5 kHz was chosen as a
compromise between these tradeoffs.
The integrator component values are C1 = 32 pF and R1 = R2 = 320 kΩ. The input
resistor values were chosen considering the tradeoff between the resistor’s thermal noise
contribution and its matching requirements. The ampliﬁer A1 is implemented as a two-
stage Miller-compensated ampliﬁer where the input transistors were designed with lengths
of 2 μm to minimize their ﬂicker noise contribution in the audio bandwidth.
The ampliﬁer’s slew rate (SR) imposes a limitation in the large signal operation of
the compensator. A two-stage miller-compensated ampliﬁer topology was chosen with
GBW =
gm1,2
2π ·Cc [79, 84, 83], where the SR in unity gain conﬁguration is expressed as,
SR∼= Itail
CC
=
Itail ·2π ·GBW
gm1,2
= 2π ·GBW ·Vdsat1,2 . (4.20)
The full-power bandwidth is deﬁned as the maximum frequency ( fmax) at which the
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ampliﬁer will yield an undistorted AC output with the largest possible amplitude (Vmax)
[83]. The minimum SR requirement for ampliﬁer A1 using this deﬁnition is,
SRmin ≥ 2π · fmax ·Vmax. (4.21)
The compensation’s A1 ampliﬁer has to process the input audio signal and the high fre-
quency feedback signal. Therefore, the fmax would correspond to the feedback’s switching
frequency, and Vmax to the peak voltage of the feedback signal in the system. To specify
a minimum GBW requirement, the small signal behavior in (4.20) could be related to the
large signal by using (4.21) and solving for GBW [84]. The minimum GBW needed in the
A1 ampliﬁer to avoid being GBW limited can be expressed as,
GBWmin ≥ fmax ·VmaxVdsat1,2
. (4.22)
Several design alternatives are possible taking into account the tradeoffs present in
(4.22). Also, the Vdsat1,2 design choice presents tradeoffs in the ampliﬁer A1 between
its DC gain, offset voltage, noise, bandwidth, and stability [79, 83]. The implemented
design uses the A1 ampliﬁer’s Vdsat1,2 = 100 mV for a fmax = 500 kHz with Vmax = 1.8 V ,
which would require a minimum GBW of 9 MHz. Since the GBW parameter is chosen to
satisfy (4.22), the A1 ampliﬁer’s DC open-loop gain parameter is selected taking into the
account the tradeoffs between the integrator performance and the ampliﬁer’s power and
area consumption. The implemented ampliﬁer A1 achieves a DC open-loop gain of 76 dB
with a phase margin of 61◦, and GBW of 10 MHz. The ampliﬁer consumes a quiescent
current of 28 μA from a 1.8 V supply.
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Pulse width modulation (PWM) was chosen for this implementation since its quasi-
linear modulation gain, GM(s), can be approximated as a constant in the audio bandwidth
if the modulation frequency is constant and at least two times higher than the audio band-
width [51]. The GM magnitude represents the linear gain of the combination of the modu-
lator and output power stage. Note that the modulator’s noise contribution from the supply
is already represented as the noise signal at the output of the linear model.
M1 M2
VDD
VI+ VI-
M3 M4
Itail
VDD
M5
VO
M7
VDD VDD
M6
M8
Figure 4.9: PWM comparator schematic diagram.
The PWM modulator was implemented using an open-loop comparator with large
open-loop gain as show in Fig. 4.9 [79]. The comparator was designed as a push-pull
ampliﬁer, as discussed in Section 3.3.2, to achieve high slew rate to minimize propagation
delay, and its high PSRR suppress the supply noise contribution at its output.
The main advantage of this implementation is that all the internal nodes appear as high
impedance, minimizing the signal propagation delay from input to output.
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Thus, all the transistors are sized with small widths and lengths. The output transistors
M6 and M8 can provide almost rail-to-rail output voltage, and are sized such that they
can charge and discharge the output node very fast. The comparator consumes 20 μA of
quiescent current from a 1.8 V supply. An external 500 kHz triangle-wave carrier signal
with peak-to-peak amplitude of 0.9 V was used to have a modulator gain GM ≈ 2. This is
to have external control on the amplitude of the triangular waveform for manual calibration
of GM.
The output power stage was designed to minimize dynamic power dissipation without
degrading the propagation delay [60], as discussed in Section 3.3.3. A typical implemen-
tation is shown in Fig. 4.10, where a non-overlapping signal generator is used to avoid
excessive short-circuit current through the class-D output stage. The non-overlap delay
(tov) is chosen as a tradeoff between efﬁciency and distortion [85]. Nevertheless, due to
the large gate capacitance of the output stage transistors, a driver stage implemented as a
tapered buffer is used to charge and discharge these large gate capacitances with minimum
power-delay product [86].
tov
VPWM VSW_P
VSW_N
tov tov
tov
VSW
Non-overlap signal generator Drivers Class-D 
Output Stage
VDD
Figure 4.10: Single-ended class-D output stage.
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For demonstration of the FFPSNC technique, nominal 1.8 V devices were used to im-
plement the output stage. Nonetheless, higher output power capabilities could be expanded
using high voltage devices such as thick oxide,LDMOS, or DMOS transistors depending
on the desired application [8, 62].
The class-D output stage as shown in Fig. 4.10 is commonly known as a single-ended
or half-bridge output stage. Its output transistors need to be carefully sized to avoid the
dynamic or conduction losses to dominate the overall efﬁciency performance. Fig. 4.11
illustrates the design tradeoffs when choosing the width for the NMOS and PMOS tran-
sistors for a minimum length of 180 nm. For example, for a typical EM speaker with an
8 Ω impedance, a RdsON = 0.2 Ω will limit the efﬁciency to 97 % at high output power.
Thus, from Fig. 4.11, the PMOS need to have a width of 12 mm, and the NMOS need a
width of 3 mm. This will result in gate capacitance for the PMOS of 16 pF, and 4 pF for
the NMOS.
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The main function for the output ﬁlter is to recover the low frequency audio signal from
the modulated output. An off-chip second-order low-pass ﬁlter is typically used. Since the
output current ﬂows through the output ﬁlter components, an inductor and capacitor are
typically used to avoid extra power dissipation. Also, the EM speaker must not have a DC
component to avoid damaging the transducer. Thus, the single supply conﬁguration must
have a large decoupling capacitor to remove the DC component. The transfer function
for the LC ﬁlter with single supply and decoupling capacitor shown in Fig. 4.8 can be
expressed as,
VO(s)
VSW (s)Single
=
ω2LC
s2+ω2LC
(
s
s+ωz
)
=
1/(LFCF)
s2+1/(LFCF)
(
s
s+1/(CDRload)
) (4.23)
where the cutoff frequency of the ﬁlter is given by LFCF and the decoupling capacitor
CD creates a high pass ﬁlter characteristic with the load. The ﬁlter was designed with
a low-pass cutoff frequency of 22.5 kHz. The ﬁlter components were implemented as
LF = 50 μH, CF = 1 μF , and Rload = 8 Ω. A blocking capacitor CD = 10 μF was
selected to remove the DC component applied to the speaker.
For the implemented PWM scheme, GFF(s) is assumed constant since the average
magnitude of D and GM, with no input signal, is assumed constant [51]. Then, GFF is
implemented based on a resistor’s ratio. To minimize silicon area and quiescent power
consumption, the FFPSNC technique was implemented using an additional ampliﬁer A2
in a balanced adder conﬁguration as shown in Fig. 4.8. Assuming A2 is an ideal ampliﬁer
and that the supply noise voltage VN comes from VDD, the output of the ampliﬁer can be
expressed as,
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VA = VC ·
[(
R4
R4+R3
)
·
(
1+
R5
R6//R7
)]
−VN ·
(
R5
R6
)
.
=
VC
1+
R3
R4
(
1+
R5
R7
+
R5
R6
)
−VN ·
(
R5
R6
)
.
(4.24)
This arrangement allows the use of only one ampliﬁer to provide two functions: 1)
provide a feed-forward path to add VN to the system, and 2) scale VN with the proper gain
and polarity. Resistor ratio R5/R6 implements GFF , and their values were chosen for an
average D= 0.5 such that GFF = D/GM = 0.5/2 = 0.25. The values of resistors R3−R4
were chosen to provide a unity gain path from VC to VA, to avoid altering the feedback
loop characteristics. Resistor R7 value was chosen equal to R6 to set the DC value of the
negative input of A2, at the system’s common-mode voltage of 0.9 V.
As will be detailed in the Section 4.4, for the proposed implementation, the deviation α
in (4.9) can be minimized without a large silicon area requirement. Also, since the PWM
has a GM(s) constant across the audio bandwidth, then the FFPSNC technique would be
effective across the entire audio bandwidth.
4.4 Proposed technique tradeoffs and methodology
The proposed FFPSNC implementation for GFF,i = −(R5/R6) in (4.24) presents im-
portant design choices and tradeoffs. To evaluate the effects of mismatch in the implemen-
tation of R5/R6 resistors and the gain error due to ﬁnite loop gain in the ampliﬁer A2, the
deviation α in (4.9) can be broken down in two error components.
First, the resistor mismatch in R5/R6 is expressed as (R5/R6) · (1±α1), for 0 < α1 <
1. Second, the ampliﬁer’s A2 DC gain error due to ﬁnite loop gain is expressed as ε =
1/(A2(s) ·βFF), for (A2(s) ·βFF) 1, where A2(s) is the ampliﬁer’s open-loop gain and
βFF is the feedback gain [84].
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The gain error ε in A2 is further divided since the feedback gain is expressed as,
βFF =
R6//R7
R5+(R6//R7)
, (4.25)
that also contains the mismatch component α1 between R5/R6. Considering both error
components, the implemented feed-forward gain GFF,a is,
GFF,a(s) =
GFF,i(s)
1+
1
A2(s) ·βFF
∼=
−
(
R5
R6
)(
1±α1
)
1+
1
A2(s)
[
1+
(
R5
R6
)(
1±α1
)(
1+
R6
R7
)] . (4.26)
Assuming |A2(s) ·βFF |  1 and A2(s)∼= Ao,2 over the audio bandwidth, the expression
in (4.26) can be approximated as,
GFF,a(s)∼= GFF,i
(
1− 1
A2(s) ·βFF
)
∼=−
(
R5
R6
)(
1±α1
)(
1− 1
Ao,2
[
1+
(
R5
R6
)(
1±α1
)(
1+
R6
R7
)])
∼= GFF,i(1±α1)−GFF,i
(
1±α1
Ao,2
)
+(GFF,i)2
(1±α1)2
Ao,2
(
1+
R6
R7
)
.
(4.27)
From (4.27), it can be observed that there are multiple solutions for the two variable
equation which is in the generic form GFF,a = k1 + k2 x+ k3 y+ k4 xy+ k5 x2y, where
x = α1 and y = 1/Ao,2. Therefore, the amount of PSRR improvement achieved by the
proposed FFPSNC implementation is,
PSRRdB,imp =−20 · log(|α|) =−20 · log
(∣∣∣∣GFF,a−GFF,iGFF,i
∣∣∣∣
)
. (4.28)
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4.4.1 FFPSNC technique implementation tradeoffs
To illustrate the design tradeoffs for the proposed implementation on the PSRR im-
provement, multiple solutions of (4.28) were drawn in a 3D plot shown in Fig. 4.12,
where the two variables (x= α1,y= 1/Ao,2) were swept over a wide range of values. The
contour plot is shown in Fig. 4.13, which illustrates clearly the design tradeoffs in the
proposed FFPSNC implementation.
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Figure 4.12: 3D-surface plot of design tradeoffs for GFF implementation.
It can be observed from Fig. 4.13, that the resistor mismatch (α1) is the dominant error
parameter in (4.27) when the DC open-loop gain Ao,2 is higher than 60 dB. On the other
hand, if the resistor mismatch is less than 0.02%, then Ao,2 needs to be higher than 80 dB
or it will become the limiting factor in the PSRR improvement. It can be noted that the α1
error in (4.27) depends only on the mismatch between resistors R5/R6.
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This mismatch can be minimized using less silicon area overhead compared to the area
needed to minimize the error δ in the BTL CDA architecture as discussed in Section 4.2.2.
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Figure 4.13: Contour plot of design tradeoffs for GFF implementation.
Another possibility to reduce the mismatch in the implementation of GFF is to use
dynamic element matching techniques in the resistors by choosing different but almost
equal-valued resistors to represent a more accurate value as a function of time [79, 101].
The goal is to transform the accuracy error due to the resistor’s mismatch from a DC offset
into an AC signal of equivalent power that can be removed by the noise shaping action of
the compensator in the close loop system. However, this increases the complexity, area,
and power consumption [101].
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To illustrate the proposed design methodology, the FFPSNC technique was imple-
mented with Ao,2 = 54 dB, and the resistors were implemented with a expected mismatch
of less than 2% to obtain a PSRR improvement around 34 dB, according to (4.28) and Fig.
4.13. Ampliﬁer A2 is implemented as a two-stage miller-compensated ampliﬁer with DC
gain of 54 dB, phase margin of 72◦, and GBW of 10 MHz. It consumes a quiescent current
of 27.5 μA.
4.4.2 FFPSNC technique design procedure
Using the contours in Fig. 4.13, we can determine both, the minimum amount of
resistor mismatch α1 and the minimum Ao,2 gain needed for a desired value of PSRR
improvement for different applications. The proposed FFPSNC technique implementation
is illustrated in Fig. 4.14.
VDD
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R7
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R3
R4
VA
VCM
A2
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Figure 4.14: Proposed FFPSNC technique implementation.
A comprehensive design procedure for the implementation of GFF for PWM is sum-
marized in Table 4.1. For this example, for a GM = 2 and D=0.5, a GFF = 1/4 will be
needed. If we desire a 40 dB PSRR improvement, we can tolerate a minimum resistor
mismatch of 1% with the Ao,2 gain of 70 dB. On the other hand, if the design application
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only needs an extra 20 dB of PSRR improvement, then we could tolerate up to 10% of
resistor mismatch with an A2 open-loop gain of 50 dB. For this example, a 30 dB PSRR
improvement will be target, requiring Ao,2 = 50dB and α1 = 2%. Then, after designing the
ampliﬁer, we can look that the CMOS 0.18 μm technology requires a minimum resistor
width of 1 μm for an α1 ∼= 2%.
The next step is to choose the resistor values. R5 is chosen as 50 kΩ to avoid loading
the ampliﬁer output. R6 is chosen as 200 kΩ to implement the desired GFF = 1/4. Then,
for a VCM = VDD/2, R7 = R6 = 200kΩ. The ﬁnal steps are choosing R3 = R5 = 50kΩ
and R4 = R7//R6 = 100kΩ to achieve a unity gain for the controller output containing the
audio signal, and to have a fully balanced ampliﬁer less sensitive to common mode noise.
All resistors were implemented using P+ poly material over N-well with a width of 2 μm.
Table 4.1: Proposed FFPSNC technique design procedure for SE PWM architectures.
Design procedure based on Fig. 4.13 and Fig. 4.14
1. Determine GFF = D/GM.
2. Select desired PSRR improvement contour line.
3. Find minimum Ao,2 and resistor mismatch α1.
4. Design ampliﬁer A2 for desired DC gain Ao,2.
5. Choose resistor width from technology data for minimum α1.
6. Choose R5 much larger than Rout of ampliﬁer A2
to avoid limiting the DC gain.
7. Choose R6 = R5/GFF to implement desired FF gain.
8. Choose R7 = R6 · (VDD−VCM)/VCM for desired VCM.
9. Choose R3 = R5 for unity gain for audio signal
10. Choose R4 = R6//R7 for fully balanced ampliﬁer.
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4.5 Simulation results of proposed FFPSNC technique
To verify the versatility of the proposed technique in single-ended architectures, a ﬁrst-
order and a second-order PWM CDA systems were designed with and without the pro-
posed FFPSNC technique for comparison; the MATLAB © Simulink simulation models
are illustrated in Fig. 4.15 for the ﬁrst order compensator and in Fig. 4.16 for the second
order compensator.
Figure 4.15: Simulink models for 1st order PWM CDA for supply noise.
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It can be observed that the PWM modulator plus the class-D output stage are linearized
and represented by a single gain element. Also, the GFF gain is implemented by a gain
element with a value equal to the desired gain plus some error.
Figure 4.16: Simulink models for 2nd order PWM CDA for supply noise.
The ideal models demonstrate the basic principle behind the FFPSNC technique and
can be used to simulate the supply-noise rejection using a linear analysis. However, in the
real implementation the system could present some inaccuracies in the cancellation path
since is always switching.
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To verify that the proposed FFPSNC technique is still valid on the transistor level de-
sign, the ﬁrst order and second order PWM loops were implemented with and without the
FFPSNC technique. Both circuit designs were simulated using the periodic-state analysis
together with the periodic stability analysis; the simulation results are shown in Fig. 4.17.
A 2% mismatch was introduced in the FFPSNC implementation, and both ﬁrst and second
order systems achieved around 34 dB of PSRR enhancement. The FFPSNC technique
could be applied to a high-order loop to increase its PSRR if it is required by the appli-
cation. The additional PSRR is independent of the order of the compensator since it only
depends on the accuracy of the implementation of GFF .
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Figure 4.17: PSRR simulation results comparison for transistor level designs.
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The added cost of the second order loop is an extra integrator and the required com-
pensation for stability of the loop. The only cost of the FFPSNC is an extra ampliﬁer and
the GFF implementation, but no extra compensation is required. Moreover, the ﬁrst or-
der system with FFPSNC technique provides a better PSRR at high frequencies compared
with the second order system without the proposed technique.
To verify the robustness of the proposed FFPSNC technique implementation, a Monte-
carlo simulation with 200 runs for the PSRR improvement is shown in Fig. 4.18. It can be
observed that the mean value for the PSRR improvement is 33.21 dB, while the standard
deviation is only 2.29 dB. This is mainly limited by the resistor mismatch in the proposed
implementation which is around 2%. This mismatch can be reduced by occupying more
silicon area; for example, for this particular 180nm technology using P+ polysilicon re-
sistors, to obtain a PSRR improvement of 50 dB a mismatch of 0.1 % would be needed,
increasing the silicon area occupied by 220%.
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Figure 4.18: PSRR improvement Montecarlo simulation results.
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4.6 Experimental results of CDA with FFPSNC technique
A ﬁrst-order PWM CDA with the proposed FFPSNC technique was fabricated in 0.18
μm CMOS standard technology, as discussed in Section 4.3.3, and tested with a System
One Dual-Domain Audio Precision instrument using a 1.8 V supply voltage. The chip was
encapsulated in a QFN-24 package. Fig. 4.19 shows the die micrograph of the fabricated
CDA, where blocks I, II, III and IV correspond to the compensator, FFPSNC technique,
comparator, and output power stage, respectively. The total active area occupied by the
class-D ampliﬁer with the proposed FFPSNC technique is 0.121 mm2.
Figure 4.19: Class-D audio ampliﬁer die micrograph, I compensator (0.044 mm2), II FF-
PSNC technique (0.019 mm2), III comparator (0.003 mm2), and IV output power-stage
(0.055 mm2).
To be able to quantify the PSRR improvement, a similar CDA was fabricated without
the proposed technique; its PSRR was measured for comparison, as depicted in Fig. 4.20.
Fig. 4.21 shows the measured PSRR of the CDA with the proposed FFPSNC technique
and the conventional CDA without the FFPSNC technique.
A peak PSRR value of 83 dB was obtained in the CDA with the proposed technique,
when a 217 Hz sine-wave ripple of 250 mV was superimposed on the power-supply volt-
age, and no input signal was present.
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From Fig. 4.21, it can be observed that the proposed technique achieves a PSRR
improvement of 33 dB when compared with the similar CDA without it. This is expected
from the implementation simulation shown in Fig. 4.18. Also, the FFPSNC technique is
effective across the entire audio bandwidth.
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Figure 4.20: Test setup for PSRR measurement of single-ended CDA.
It is worth noting that the proposed FFPSNC technique can be applied to any single-
ended CDA architecture to improve the PSRR performance, and that larger PSRR im-
provements can be achieved at the cost of additional silicon area and/or extra power con-
sumption to improve the matching between R5/R6 or to achieve higher Ao,2 gain, as dis-
cussed in Section 4.4.
Table 4.2 summarizes the measured PSRR performance between the CDA with the
proposed FFPSNC technique and the conventional CDA without it. As can be seen, the
proposed technique is effective across the entire audio bandwidth while adding minimum
area and quiescent power to the conventional design.
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The additional silicon area and quiescent power consumption are 0.019 mm2 (16%)
and 49.5 μW (14%), respectively. The additional power and area is mainly due to the
implementation of GFF . Also, the measured PSRR improvement is similar to the expected
results from the ﬁrst-order CDA simulation, as shown in Fig. 4.17 and 4.18.
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Figure 4.21: Class-D audio ampliﬁer PSRR measurement results with FFPSNC technique.
Table 4.2: Comparison between conventional and FFPSNC technique
Parameter FFPSNC Conventional Difference
PSRR @ 217Hz 83dB 50dB 33dB
PSRR @ 1kHz 69dB 36dB 33dB
PSRR @ 10kHz 50dB 17dB 33dB
Active area 0.121mm2 0.102mm2 0.019mm2
Quiescent power 356μW 306.5μW 49.5μW
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The proposed FFPSNC technique does not affect the CDA’s loop parameters, as dis-
cussed in Section 4.3.1; thus, the following measurements achieved the same results with
and without the proposed technique. The output spectrum of the system with an input
VI = 0.5 VRMS at 1 kHz is illustrated in Fig. 4.22. The difference between the fundamental
tone and the largest harmonic is -76.5 dB.
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Figure 4.22: Measured output spectrum for CDA with FFPSNC technique with Vin= 0.5
Vrms at 1 KHz.
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The measured THD+N versus output power is shown in Fig. 4.23. A minimum
THD+N of 0.0149% was measured in the CDA prototype, and a minimum SNR of 84
dB was measured across all the audio bandwidth, as observed in Fig. 4.24.
0 25 50 75 100 125 150 175 200 225 250
0.02
0.04
0.1
0.2
0.4
1
2
4
10
Output Power (mW)
TH
D
+N
 (%
)
Figure 4.23: Measured THD+N versus output power for CDA with FFPSNC technique.
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Figure 4.24: Measured SNR for proposed CDA with FFPSNC technique.
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Fig. 4.25 shows the efﬁciency measurement setup where an 8 Ω resistor is used as the
load, and low-value sensing resistors are used in series with the supply voltage and the
load to measure the input and output current, respectively. Fig. 4.26 shows the measured
ampliﬁer efﬁciency versus the output power range from 2 mW to 250 mW.
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Figure 4.25: Test setup for efﬁciency measurement in single-ended CDA.
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Figure 4.26: Measured efﬁciency versus output power for CDA with FFPSNC technique.
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A maximum efﬁciency of 94.6% was measured when delivering 150 mW of output
power. Since the output stage was optimized for operation in the low to medium output
power range, the efﬁciency curve has its peak in the Region II of the efﬁciency curve, as
discussed in Section 3.1.2 and Fig. 3.4.
The power-supply intermodulation distortion (PS-IMD) provides a linearity metric to
quantify the intermodulation distortion between the ampliﬁer’s power-supply noise and the
input audio signal, when both signals are present in the system as explained in [8, 64, 61,
42]. It was measured as show in Fig. 4.27 where a 1 kHz sine wave with 1 Vpp was used
as the input of the audio ampliﬁer together with 0.1 Vpp at 217 Hz signal at the ampliﬁer
supply source. The measured frequency spectrum of the output signal is shown in Fig.
4.28. As can be seen, both intermodulation tones are at least 81 dB below the fundamental
tone.
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Figure 4.27: Test setup for PS-IMD measurement for single-ended CDA.
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Fig. 4.29 illustrates the total area and quiescent power consumption breakdown for the
proposed CDA. The proposed FFPSNC technique occupies only 16% of the total active
area and consumes 14% of the total quiescent power. The output power stage occupies
45% of the active area and consumes 62% of the total quiescent power when no audio
signal is applied.
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Figure 4.28: Power-supply intermodulation distortion measurement for CDA with FFP-
SNC technique.
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Figure 4.29: CDA with FFPSNC, a) area and b) quiescent power with Vin = 0V .
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Table 4.3 compares the performance of the presented CDA with the FFPSNC tech-
nique to that of the state-of-the-art. As can be seen, the fabricated CDA achieves a PSRR
comparable to CDAs with BTL architectures or high-order compensator ﬁlters, but with a
low complexity implementation and low power consumption.
As discussed in Section 4.4.1, the PSRR can be improved further by decreasing the
resistor mismatch in the GFF implementation. This can be accomplished by occupying
more silicon area using large widths in the resistor’s layout; for this particular technology, a
0.1% can be achieved without special trimming by using a 30μ width in the resistor. Also,
Table 4.3: Comparison of FFPSNC technique with state-of-the-art
Parameter This [8] [9] [62]b [97]c [42] [64]
Worka
Compensator 1 1 3 7 4 2 1
order
PSRR(dB) 83 70 88 65 82 96 82
@ 217Hz
IQ(mA) 0.20 4.70 3.02 22.00 1.40 4.00 0.55
PQ(mW) 0.36 14.98 11.17 194.00 3.50 10.00 1.49
η(%) 94.6 75.5 85.5 88 80 93 84
Area 0.121 0.44 1.01 10.15 0.30 1.44 1.65
(mm2)
Process 0.18 0.09 0.18 0.6 0.065 0.25 0.5
(μm) CMOS DMOS CMOS BCD CMOS CMOS CMOS
MOS
THD+N(%) 0.0149 0.0300 0.0180 0.0012 0.0132 0.0012 0.0200
@ 1 kHz
Supply(V) 1.8 4.2 3.7 5.0 2.5 2.5 2.7
FSW (kHz) 500 410 320 450 667 1000 380
Max Pout(W) 0.25 0.70 1.15 10 0.05 3.60 0.41
@ 8Ω load (6Ω) (32Ω)
Load SE BTL BTL BTL SE BTL BTL
conﬁguration
SE: Single-Ended, BTL: Bridge-Tied Load
a Do not include triangle-wave generator
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dynamic element matching techniques could be implemented to achieve high accuracy in
the resistor ratio but this would increase drastically the complexity as well as the silicon
area occupied.
The PSRR performance of the single-ended can be enhanced further if the FFPSNC
technique is applied to a high-order loop. For example, the second order compensator
would use double the area and power of the ﬁrst order compensator but the PSRR can
achieve more than 100 dB at 217 Hz if the FFPSNC technique is applied, as observed in
Fig. 4.17. The added cost to the actual design would be an additional 0.044 mm2 (36%)
area occupied and 51 μW (14%) power consumption.
4.7 Conclusion
The design methodology, implementation, and tradeoffs of a feed-forward power-
supply noise cancellation technique were clearly delineated in this section; the proposed
technique is capable of achieving high PSRR in single-ended class-D audio ampliﬁers.
The attractive features of this approach are its simplicity and effectiveness. The trade-
offs for its utilization in several applications were discussed. A ﬁrst-order single-ended
PWM class-D audio ampliﬁer was fabricated to demonstrate the effectiveness of the pro-
posed technique. The class-D ampliﬁer prototype achieves a PSRR of 83 dB at 217 Hz,
a THD+N of 0.0149%, and a maximum efﬁciency of 94.6%. The proposed technique en-
hances the fabricated CDA’s PSRR by 33 dB across the entire audio bandwidth compared
with a conventional CDA without it. The class-D audio ampliﬁer prototype was imple-
mented using 0.18 μm CMOS standard technology and occupies a total area of 0.121
mm2. It consumes a total of 356 μW of quiescent power.
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5. A HIGH-EFFICIENCY SELF-OSCILLATING CLASS-D
AMPLIFIER FOR PIEZOELECTRIC SPEAKERS*
5.1 Background in audio ampliﬁers for PZ speakers
The consumer’s demand for smartphones and tablet computers with longer battery life
has required manufacturers to implement the standard multimedia tasks, such as audio
reproduction, using high-efﬁciency circuits. Switching DC-DC converters have been used
in power management modules to achieve high-efﬁciency power conversion in battery-
powered devices [20, 69, 102, 40]. The CDA uses a similar switching output stage as
DC-DC converters to provide outstanding audio performance with high efﬁciency; but,
to truly extend battery life, low power consumption is also required when the system is
active. Conventional electromagnetic (EM) loudspeakers used in mobile devices require
large amounts of power to operate, thereby limiting the battery life despite the ampliﬁer’s
high efﬁciency.
The preferred loudspeaker for portable applications is the EM speaker. However, as
discussed in Section 2.2.1, its electrical impedance across the audio frequency bandwidth
behave as a low value resistor between 4 to 32 Ω, needing large electrical power to gen-
erate high SPL. On the other hand, the piezoelectric (PZ) speaker is an electromechanical
transducer that consumes little electrical power while providing high SPL in small-form
factors [19], as discussed in Section 2.2.2; these properties make the PZ speaker an attrac-
tive alternative to extend battery life in portable devices, especially when a high-efﬁciency
switching ampliﬁer such as the CDA is used [28, 103].
Open loop CDA architectures are cost effective and simple to implement. However, the
*©2014 IEEE. Reprinted, with permission, from "A High-efﬁciency Self-oscillating Class-D Ampliﬁer for
Piezoelectric Speakers" by A. I. Colli-Menchi and E. Sanchez-Sinencio, to be published in IEEE Trans. on
Power Electronics, 2015.
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absence of error correction limits their audio performance. To achieve outstanding audio
performance in a CDA, closed-loop architectures are typically used where the negative
feedback mechanism helps to correct errors in the ampliﬁcation process. The closed-loop
CDA has been analyzed for intermodulation distortion (IMD) in time domain [53] and
in frequency domain [54]. Moreover, the carrier distortion and its effect on the system
has been analyzed in [55], and the effect of power-supply noise was analyzed in [58].
The conclusion is that large loop gain and a high-frequency carrier in the system help to
attenuate the distortion components and supply noise of the closed-loop system, improving
the audio performance.
Closed-loop CDA architectures have been proposed to achieve high efﬁciency and
good audio performance using different modulation techniques such as pulse-width mod-
ulation (PWM) [45, 46, 59], pulse-frequency modulation (PFM) [62, 43], or sliding-mode
control (SMC) [63, 64], as discussed in Section 3.2. However, these architectures have
an output stage that is typically optimized to drive low impedance loads such as the EM
speaker and might not be suited to provide the high-voltage output swing needed for the
PZ speaker. Typical voltage levels across the PZ speaker terminals should be in the range
of 10-20 Vpp to achieve the maximum sound pressure level (SPL), and could be generated
from the battery using high-efﬁciency step-up voltage circuits [20, 21, 22].
High-voltage semiconductor devices such as DMOS, LDMOS, or drain-extended MOS
transistors are typically used to withstand the large voltage potential needed at the out-
put stage. Unfortunately, these devices are typically optimized to minimize conduction
losses, and their parasitic capacitors can be large, increasing the power consumption due
to their large switching losses, especially when a high-frequency carrier signal is used
[47, 27, 48, 49, 50]. Furthermore, using these devices in monolithic implementations
would require additional fabrication steps and/or a larger silicon area; thus, increasing
the cost of the ampliﬁer. Commercial CDA architectures for PZ speakers provide high-
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voltage outputs using these devices, but their distortion and power consumption is still
large [23, 24, 25, 26].
Other switching output stages have been proposed to drive high-voltage capacitive
actuators for different applications [29, 104]. Nonetheless, the primary objective of these
applications is to deliver the maximum amount of energy at the actuator’s resonant point,
making them not suitable for audio applications.
This section discusses the design tradeoffs of the CDA architecture for driving PZ
speakers, especially when low power consumption and high efﬁciency are desired. An
example implementation is proposed to achieve high-efﬁciency and high-linearity in the
CDA architecture for PZ speakers to extend battery life in mobile devices. The self-
oscillating closed-loop architecture is used to obviate the need of a carrier signal generator
to achieve high linearity with low power consumption. Moreover, the CDA monolithic
implementation is able to provide an 18Vpp output voltage swing in an 1.8 V core-voltage
twin-well 11-16 Ω-cm p-type substrate CMOS technology without requiring expensive
special high-voltage semiconductor devices. The use of stacked-cascode CMOS transis-
tors at the H-bridge output stage provides low input capacitance to allow high switching
frequency to improve linearity without sacriﬁcing the high efﬁciency.
5.2 Class-D ampliﬁer design considerations for piezoelectric speakers
The PZ speaker capacitive nature needs a different deﬁnition of power efﬁciency since
ideally it does not dissipate average power. Thus, the typical deﬁnition of efﬁciency can’t
be used. As discussed in Section 2.3.4, the ampliﬁer’s power efﬁciency for capacitive
loads could be deﬁned as [31, 32, 33],
η ∼= Po,APP
Po,APP+Ploss
(5.1)
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Po,APP =Vo,RMS · Io,RMS ∼=
V 2o,RMS
|ZL| (5.2)
PLOSS = PQ+PCL+PSW +PBD+PFILT (5.3)
where the power dissipation in the CDA (PLOSS) is mainly dominated by the ampliﬁer
quiescent power (PQ), the conduction losses (PCL), switching losses (PSW ) and body-diode
losses (PBD) of the output stage, and the losses due to the current ripple in the output ﬁlter
together with the dielectric losses of the PZ speaker (PFILT ). The real power losses in the
output ﬁlter can be expressed as,
PFILT = I2OUT,RMS · |ZF |cos(ϕ)+CPZ ·V 2OUT,RMS ·2π ·Faudio ·DF (5.4)
where |ZF |cos(ϕ) is the resistive part of the output ﬁlter impedance at FSW , CPZ is the
equivalent capacitance of the PZ speaker, Faudio is the output audio frequency applied to
the PZ speaker, and DF is the dissipation factor of the PZ speaker. Typical dissipation
factors range from 0.4% up to 1%.
It can be noticed that the output ﬁlter component selection affects the real power dis-
sipation, and the DF of the PZ speaker could dominate the PFILT for large operating fre-
quencies and amplitudes. To achieve high efﬁciency, the CDA has to process the power of
the highly reactive load with minimum power dissipation dominated by the power losses
in the ampliﬁer and output ﬁlter.
The main contributors of PSW are the input and output capacitance of the output stage
that can be large if the switches are sized to obtain small RdsON . As discussed in Section
3.1.4, the advantage of using a PZ speaker is that its high impedance requires small current
to operate, minimizing the impact of PCL in the efﬁciency. This would allow smaller
output switches to obtain the same PCL but will decrease the PSW , enhancing the overall
efﬁciency. Moreover, the small output current together with a short tdeadtime will reduce
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the PBD contribution to the total power losses. To reduce the impact of the supply voltage
variation due to the body-diode di/dt, a low inductance package can be used with several
bonding wires in parallel for the supply, ground, and outputs.
Another consideration is that the high-voltage special semiconductor devices needed at
the output stage to safely operate with the high-voltage swing required by the PZ speakers
possess large input and output capacitances which would restrict the carrier signal fre-
quency due to their large switching losses. Thus, the output stage design needs to consider
the tradeoffs between high voltage operation, power efﬁciency, and linearity.
The high-voltage switching output in the CDA for PZ speakers could impact the EMI
radiated by the inductance of the cables and/or PCB traces connecting the CDA with the
speaker. This is particularly important in mobile devices since most of the circuits are
placed closely. Thus, the sensitive analog circuits could be drastically affected by the
EMI. Several techniques to improve the EMI can be used to spread the energy of the high-
frequency carrier signal used in PWM modulation, at the expense of additional power
consumption and design complexity [45, 46]. The advantage of using the PZ speaker is
its inherent ﬁltering, as observed in Fig 3.7, that can be leveraged to minimize the high-
frequency energy at the output.
5.3 Proposed class-D architecture for piezoelectric speakers
A new class-D output stage is devised using cascode devices to be able to operate
at supply voltages higher than the technology nominal voltage with high efﬁciency. The
advantage of using cascode devices at the output stage is that the input and output ca-
pacitances are reduced considerably since smaller thick oxide transistors could be used as
switches to withstand the high-voltage output signal. Thus, the carrier signal frequency
can be increased to enhance linearity with low power consumption.
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5.3.1 Architecture description
The proposed CDA architecture for driving PZ speakers with low power consumption
and high linearity is shown in Fig. 5.1. A self-oscillating ﬁrst-order loop was employed
to avoid the extra power consumption of the modulation carrier generator, as discussed in
Section 3.2.3. Unlike PWM or PFM modulations, the self-oscillating modulation provides
inherent frequency spreading of the carrier signal to decrease the EMI without any extra
power consumption.
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Figure 5.1: Proposed CDA architecture for PZ speakers.
A fully-differential architecture was implemented to provide more dynamic range, low
distortion, and higher PSRR in the CDA. The ampliﬁer A1 implements a ﬁrst-order inte-
grator as compensator to obtain the error signal from the difference between the input and
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feedback signals. The integrator’s output signals are modulated by a pseudo-differential
arrangement of hysteretic comparators to generate low voltage switching signals (VH+,
VH−). These signals pass through non-overlapping, level shift, and pre-driver circuits,
generating the gate signals for the stacked-cascode output stage. For this implementation,
to achieve the desired 18 VPP output signal from the H-bridge, the high-voltage supply
VCC = 9 V was chosen.
The proposed stacked-cascode H-bridge output stage applies the high-voltage out-
put switching signals (VSW+, VSW−) to the PZ speaker through an impedance (ZF ). The
impedance ZF is used in series with the PZ speaker to limit the current consumption at high
frequencies and implement a low-pass ﬁlter to reduce the energy of the carrier’s frequency
components at the output.
Finally, the output high-voltage switching signals are fed back to the integrator using a
resistive divider with factor KF = 1/5 to adjust the high-voltage signal back to the nominal
voltage of the technology. This selection would ﬁx the differential closed-loop gain of the
CDA to 10 V/V or 20 dB. Resistors R3 = 10 kΩ and R4 = 40 kΩ were chosen taking into
account the tradeoff between their effect on the integrator’s time constant and the power
consumption [62].
5.3.2 Compensator design
A fully-differential ﬁrst-order integrator was employed to provide high loop gain to
correct for errors in the feedback loop. A higher order compensator could be used to
achieve better performance but at the cost of more power consumption and design com-
plexity to maintain stability for all modulation indexes [62, 59]. The compensator was
designed taking into account the tradeoffs discussed in Section 3.2 and Section 3.3.1.
The integrator’s ideal time constant is implemented by τI = R1 ·C1, and its value se-
lection depends on several tradeoffs between the passive component values, ampliﬁer A1
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power consumption, linearity, and in-band noise. The transfer function for the imple-
mented integrator yields,
Gint,actual(s)∼=−
(
1
s ·R1 ·C1
)
1+
s
GBW
·
(
s ·R1,2 ·C1+1
s ·R1,2 ·C1
) (5.5)
where R1,2 = R1//R2. To avoid signiﬁcant deviations in the integrator’s performance, the
ampliﬁer’s gain-bandwidth product (GBW) has to be higher than fint = 1/(2πτI). A large
value for fint would provide a higher bandwidth for the CDA loop that will result in high
linearity, high PSRR at higher frequencies, and smaller values for the passive components.
However, the ampliﬁer’s power would need to be increased to avoid deviations in fint due
to ﬁnite GBW. The fint = 50 kHz was chosen as a compromise between these tradeoffs to
provide high loop gain across the audio frequency bandwidth with low power consump-
tion.
The input resistor values have to be chosen considering the tradeoff between the re-
sistor’s thermal noise contribution and its matching requirements for loop performance
[58]. For this implementation, the integrator’s component values are C1 = 8 pF and
R1 = R2 = 400 kΩ. The ampliﬁer A1 provides a DC gain of 45 dB with a GBW of 70
MHz. This design selection yields a magnitude error and phase error in the integrator
function of 0.5% and 0.07% [84], respectively.
5.3.3 Self-oscillating modulator design
The hysteresis window of the comparators in the modulator, the integrator’s time con-
stant, and the propagation delay in the loop will determine the modulation frequency of
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the self-oscillating system as expressed in,
FSW (D) =
D · (1−D)
Vhyst · τint
Vsupply
+ τd
(5.6)
whereVsupply is the supply voltage of the comparator,Vhyst is the voltage hysteresis window
of the comparator, τint is the integrator’s time constant, and τd is the propagation delay
from the comparator to the input of the integrator, including the comparator delay. As
discussed in Section 3.2, the average value of FSW could be chosen taking into account
the tradeoffs between power consumption, distortion, output ﬁlter components, and the
excitation of undesired mechanical resonant modes in the PZ speaker [19].
A higher value of FSW would result in less distortion and smaller output ﬁlter compo-
nents but at the expense of extra power consumption due to higher switching losses [62],
and wider GBW of A1. On the other hand, a low value of FSW would reduce the power con-
sumption but at the expense of more distortion and bigger output ﬁlter component values
[55].
Leveraging the low input capacitance of the stacked-cascode output stage in the pro-
posed class-D output stage, a high-frequency carrier is used to achieve high linearity with
high efﬁciency. The average value of FSW = 800 kHz was chosen as a compromise be-
tween these tradeoffs for this implementation. Therefore, from (5.6), Vhyst can be found
for a D = 0.5 as,
Vhyst =
Vsupply
τint
·
(
1
4 ·FSW − τd
)
. (5.7)
For aVsupply = 1.8V , FSW = 800 kHz, τint = 3.2 μs, and τd = 100 ns, aVhyst ∼= 120 mV
was obtained. Fig. 5.2 shows the variation of the calculated FSW versus the duty cycle (D)
for several τd cases as expressed in (3.20). It can be seen that FSW is a parabolic function
of D, and the delay τd would impose a limit in the maximum achievable FSW .
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For the assumed τd = 100 ns, the average switching frequency decreases from 800 kHz
to 300 kHz as the peak input amplitude increases.
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Figure 5.2: Calculated switching frequency (FSW ) versus duty cycle (D) of the CDA for
several propagation delay (τd) cases with a ﬁx hysteresis window.
One of the drawbacks of the variable-frequency modulation is that the output current
ripple will be increasing for large audio signals due to the decreasing FSW , as expressed
in (5.4). Thus, the output RMS current will increase, and the real power dissipation in
the non-ideal components of the output ﬁlter will increase as expressed in (5.4). The FSW
variation could be reduced if needed by controlling the main parameters in (3.20) such as
the propagation delay [69], the hysteresis window [70, 71], or the integration time constant
[72]. For this implementation, the variable FSW will be exploited to help spread the energy
of the high-voltage high-frequency switching signal at the output of the audio ampliﬁer to
decrease the radiated EMI components.
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5.3.4 Output ﬁlter design for PZ speakers
Another consideration about the capacitive behavior of the PZ speaker is that it presents
a low impedance value at high frequencies, especially close to FSW , that will increase the
current consumption of the speaker if it is driven directly by the switching output signal.
To minimize this effect, an impedance ZF can be placed in series with the PZ speaker to
limit the current delivered to it at high frequencies, that makes it possible to use smaller
transistors in the stacked-cascode output stage. An additional beneﬁt of using ZF in series
with the PZ speaker is the inherent ﬁltering function since the PZ speaker behaves as a
capacitor. This inherent output ﬁlter will mitigate the high frequency components of the
high voltage switching output that could negatively impact the EMI.
RF
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CPZ
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CPZ
RF
Fb
CPZ CPZ
RFFb
VSW VOUT VSW VOUT VSW VOUT
VSW VOUTVSW VOUT
Ferrite bead
equivalent 
circuit
(I) (II) (III)
(IV) (V)LB
Fb
RB
ZF ZF
ZF ZF
ZF
Figure 5.3: Different output ﬁlter conﬁgurations for impedance ZF together with PZ
speaker equivalent impedance CPZ .
Several options for implementing ZF can be selected as shown in Fig. 5.3; single-
ended conﬁgurations are shown for simplicity. A current limit resistor (RF ) can be used
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as in Fig. 5.3 (I) since its impedance is constant and independent of frequency. However,
using a resistor could impact the efﬁciency of the overall audio system since it would
dissipate power. Its value selection needs to take into account the cut-off frequency of the
low pass ﬁlter, current limit, and power dissipation. The transfer function of the resulting
ﬁrst order RC low pass ﬁlter with cut-off frequency ωRC, given by RF and the PZ speaker
impedance (CPZ), is expressed as
VOUT (s)
VSW (s) I
=
1
1+ s/ωRC
=
1
1+ s ·CPZ ·RF . (5.8)
A more power-efﬁcient alternative is to use a reactive element to implement ZF . An
inductor can be used as in Fig. 5.3 (II). The inductor high impedance at high frequencies
compensates for the low impedance of the PZ speaker to have a more constant output
impedance, thereby limiting the current. Moreover, the resulting low pass ﬁlter is second
order, minimizing the EMI and the carrier signal energy at the PZ speaker. RF is used as
in Fig. 5.3 (III) to introduce damping in the second order ﬁlter to avoid unwanted peaking
that can increase the output signal distortion.
However, the RF value needs to be chosen taking into account its power dissipation
since the inductor ripple would dissipate real power across the resistor. The transfer func-
tion of the second order low pass ﬁlter, with cut-off frequency ωLC given by the LF and
CPZ , is expressed as,
VOUT (s)
VSW (s) III,V
=
ω2LC
s2+ s ·2 ·ζ ·ωLC+ω2LC
=
1/(LF ·CPZ)
s2+ s · (RF/LF)+1/(LF ·CPZ) .
(5.9)
Fig. 5.4 shows the frequency magnitude response for different output ﬁlter conﬁgura-
tions.
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It can be observed, that ﬁlter III provide the best attenuation at the EMI region, but at
the expense of more external components; on the other hand, the ﬁlter I uses less external
components, but at the expense of less attenuation at the EMI region and increased power
dissipation.
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Figure 5.4: Bode plot for output ﬁlter conﬁgurations with PZ speaker.
The main drawbacks of choosing ZF as an inductor are the component cost and PCB
area occupied. On the other hand, if an application does not require a low cut-off frequency
in the low-pass ﬁlter but requires low EMI, a ferrite bead (Fb) can be used as the reactive
element to ﬁlter out the high frequency components as in circuit Fig. 5.3 (IV) and (V). The
ferrite bead behaves as an inductance (LB) at high frequencies and as a low value resistor
(RB) at low frequencies as shown in Fig. 5.3.
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Ferrite beads cost less than an inductor and use less PCB area. However, the ferrite
bead selection needs to take into consideration the peak current capability of the core ma-
terial to avoid current saturation and variations in the equivalent inductance that could
increase signal distortion. Also, the equivalent series resistor RB value needs to be consid-
ered to avoid extra power dissipation.
5.4 Proposed stacked-cascode H-bridge output stage
The main motivation for using stacked-cascode switches in the H-bridge output stage is
to reduce the switching losses due to the small input and output capacitors. Moreover, it al-
lows to handle high voltages in monolithic implementations while ensuring sufﬁcient life-
time in a CMOS technology with a signiﬁcantly lower supply voltage. This over-voltage
protection is conceptually illustrated in Fig. 5.5, where the stacked-cascode transistors
absorb enough voltage across them to allow safe operation in the main switch.
The use of cascodes in the output stage of the CDA presents two main challenges.
First, the switching output signal (VSW ) is changing between VCC and GND. Therefore,
two different gate voltages for the cascode transistor connected to the output terminal are
required [39]. This is to avoid exceeding the maximum allowed voltage potential across
any of its terminals during the output high or low state. Therefore, a simple adaptive
biasing structure is proposed for this implementation to safely operate the stacked-cascode
H-bridge. Second, the RdsON and VSD increase by adding cascodes. The impact of the
conduction losses will depend on the average output current ﬂowing through the stacked-
cascode switches. Each additional stacked-cascode switch will increase the total VSD that
will increase the PBD. However, since the PZ speakers appear as a high impedance to the
ampliﬁer, the RMS current ﬂowing through the H-bridge is small, lessening the impact of
large RdsON and VSD on the efﬁciency.
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5.4.1 Stacked-cascode output stage description
The proposed stacked-cascode output stage for driving PZ speakers is illustrated in
Fig. 5.6. Thick-oxide 3.3 V transistors were used in the output stage; however to achieve
safe operation the top PMOS transistor has to ensure that its N-well to substrate potential
does not exceed the reverse bias breakdown voltage of 10.8 V for the CMOS technology
used, limiting the VCC to 9 V.
The thick-oxide devices can tolerate sustained operation within 10% of their voltage
rating but they can suffer from irreversible damage if the voltage across its terminals ex-
ceed the gate oxide breakdown voltage of 5.2 V. All the transistors have their sources tied
to their bulk to avoid larger RdsON due to the body effect; where the NMOS cascode de-
vices use triple-well transistors with N-well voltage (VNW ) of 7.5 V to reverse bias the
P-well to N-well diode.
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VSW
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S2
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+
- VDS=VCC-VSC
+
-
VSC
+
-
Possible breakdown Safe operation
Stacked-cascode
Figure 5.5: Stacked-cascode over-voltage protection conceptual operation.
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The transistors M1, M6, M7, and M12 are the input switches of the H-bridge. Two
cascode transistors are stacked vertically on top of each input switch to avoid exceeding
the maximum allowed voltage potential across any of their terminals. The biasing at the
gates of the cascode devices ensure that when the signal switch M1,12 or M6,6 are off, the
source voltages of the cascode devices will follow,
VS >VG−VTH (5.10)
where VS is the source voltage, VG is the gate voltage, and VTH is the threshold voltage of
the transistor.
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Figure 5.6: Proposed output stage schematic for driving PZ speakers.
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The gate voltage of M2 and M11 is ﬁxed to 3 V, while the gate voltage of M5 and M8 is
ﬁxed to 6 V. This is to ensure that the voltage drop across any terminal of the transistors
is below 3.3 V. Table 5.1 details the design procedure for the biasing of the proposed
stacked-cascode output stage for PZ speakers.
The output switching node VSW will be switching between 0 V and 9 V; therefore, the
gate of transistors M3,M4,M9,M10 needs to change is voltage to ensure the safe operation
of these transistors. Transistors M13−M16 are used as switches to alternate the gate voltage
(VG) of the cascode transistors M3, M4, M9, and M10, between 3 V and 6 V, depending on
the switching state. These gate voltages allow safe operation during the switching transient
for the transistors. CapacitorsC1s =C3s = 9 pF andC2s =C4s = 2 pF are used to stabilize
the node VG by absorbing the charge injected at this node during the switching transients.
5.4.2 Stacked-cascode output stage operation
The steady-state operation of the proposed stacked-cascode output stage of the two
switching states for half of the H-bridge is depicted in Fig. 5.7 for the switching high
state, and low state; for simplicity, transistors M14 and M13 were replaced for switches S1
Table 5.1: Stacked-cascode biasing design procedure
1. Determine VCC =VO,RMS/2 for maximum SPL of the chosen PZ speaker.
2. Verify the maximum allowed rated voltage (VBRK) across any terminal
for the chosen devices of the CMOS technology.
3. Determine the number of devices N =VCC/VBRK needed in series.
4. Select VG,PMOS <VCC−VBRK +VTH .
5. Select VG,NMOS <VBRK +VTH .
6. Capacitors C1s and C2s are sized such that node VG does not change
during the high to low transition and low to high transition, respectively.
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and S2, respectively.
For the switching high state, transistors M4 −M6 and switch S1 are ON, and transis-
tors M1 −M3 and switch S2 are OFF. On this operating condition, the voltage at VG is
6 V, allowing a maximum voltage drop of 3 V across any of the terminals of transistors
M2−M5. The capacitor C2s was chosen to provide a low impedance path for the current
injected during the low to high transition by the parasitic capacitanceCp,ON , that is mainly
composed of Cgd,M4, Cgs,M4, and Cgs,M14.
Similarly, for the switching low state, transistors M4−M6 and switch S1 are OFF, and
transistors M1−M3 and switch S2 are ON.
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Figure 5.7: Proposed stacked-cascode output stage simpliﬁed operation.
164
For this operating condition, the voltage at VG is 3 V, allowing a maximum voltage
drop of 3 V across any of the terminals of transistors M2−M5. The capacitor C1s absorbs
the current injected during the high to low transition by the parasitic capacitance Cp,OFF
mainly comprised of Cgd,M3, Cgs,M3, and Cgs,M13.
The automatic adjustment of VG allows a safe operation for the cascode transistors
connected to the output terminal. To verify this, the circuit was simulated across process
and temperature variations (PVT) for the slow PMOS and slow NMOS (ss) case, the slow
PMOS and fast NMOS (sf) case, the fast PMOS and fast NMOS (ff) case, and the fast
PMOS and slow NMOS (fs) case. The node VG was saved on each simulation case, and
the results are plotted in Fig. 5.8.
It can be observed that VG never exceeds the 6.5 V or 2.5 V limits, avoiding stress in
the transistors that could deteriorate their performance. The timing variations observed are
expected since the blocks used in the implementation of the CDA will vary the loop delay
τd by small amounts, changing the FSW as shown in Fig. 5.2.
Figure 5.8: Transient simulation of VG across PVT.
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5.4.3 Gate driver design
Fig. 5.9 shows the block diagram for the proposed gate driver of the stacked-cascode
output transistors for half-bridge of the output stage. The goal of the gate drivers is to
drive the large gate capacitance of the output MOS devices.
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Figure 5.9: Gate driver block diagram stacked-cascode output stage.
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Figure 5.10: Level shifter from 1.8 V to 3 V schematic.
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The switching output of the comparators (VH) is level shifted from 1.8 V to 3 V using
a cross coupled level shifter circuit as shown in Fig. 5.10. The level shifter uses positive
feedback implemented by thick-oxide transistors M3 −M4 to decrease the propagation
delay of the block. The output of the level shifter switch between 3 V and ground
A non-overlap signal generator is used to avoid excessive short circuit current at the
output stage. The non-overlap time of 2 ns or dead-time of 0.16% of the period is chosen
as a tradeoff between the propagation delay τd in the loop, efﬁciency, and distortion [85].
tov tov tov
VSW_IN VSW_P
VSW_N
To equalize propagation 
delays between VP and VN
path
tov tov
tov
Figure 5.11: Implemented non-overlap generator for gate drivers.
The non-overlapped signals, as illustrated in Fig. 5.12, are applied to the pre-driver
circuits that will drive the gates of the stacked-cascode output transistors.
The PMOS signal path has an extra level-shift block that introduces some delay and
makes the non-overlap delay at the output signals (VP/VN) asymmetrical. This asymmetry
would cause the switching node to introduce distortion to the audio signal. To correct this,
the non-overlap delay for the NMOS path was adjusted to the PMOS path by introducing
extra delay elements, as observed in Fig. 5.11.
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The gate signal (VP) of the output PMOS switch connected to VCC needs to switch
between 6 V and 9 V to avoid excessive high voltage potential across its terminals. This is
achieved by level-shifting the switching signal from 0-3 V to 6-9 V using a high-speed 3X
level-shifter [105] with triple-well NMOS transistors in the inverters to shift the ground
level to 6 V, as shown in Fig. 5.14. Stacked-cascode transistors are also used to protect
from exceeding voltage stress limit in the main switches of the level shifter. A bootstrap
capacitor C3X is used to reduce the propagation delay of the block by injecting current in
the positive feedback latch implemented by M6−M7.
VSW_P
VSW_N
VSW_IN
tdeadtime
Figure 5.12: Non-overlapping gate drive typical waveforms.
The PMOS drivers use ﬂoating inverters with triple well thick-oxide transistors to keep
the signal switching between 6 V and 9 V, as shown in Fig. 5.13. The NMOS drivers are
implemented using 1.8 V transistors. The main goal of these gate drivers is to minimize
the delay with minimum switching loss.
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Figure 5.13: Gate drivers implementation for PMOS and NMOS path.
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Figure 5.14: Level shifter from 3 V to 9 V schematic with ﬂoating ground.
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5.5 Experimental results of CDA for PZ speakers
The proposed CDA for PZ speakers was fabricated in 0.18 μm CMOS standard tech-
nology. Fig. 5.15 shows the die micrograph of the fabricated CDA, where blocks I, II,
III, and IV correspond to the integrator, hysteretic comparators, pre-driver circuits, and
stacked-cascode output stage, respectively. The total active area occupied by the proposed
CDA for PZ speakers is 0.4165 mm2, where the stacked-cascode H-bridge uses 0.2571
mm2 (61.72%) of the active silicon area.
I
IV IV
II II
IIIIII
Figure 5.15: Die micrograph of CDA for PZ speakers, I integrator (0.0715 mm2), II com-
parator (0.0026 mm2), III Pre-drivers (0.0852 mm2), and IV stacked-cascode output stage
(0.2571 mm2).
The prototype was tested with a System One Dual-Domain Audio Precision (AP) in-
strument as shown in Fig. 5.16. The AP instruments provide a complete solution for
characterizing audio performance.
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The instrument is capable to generate high audio quality output signals to apply to the
device under test (DUT), and it has a signal acquisition port to capture the audio signal
for processing. The setup in Fig. 5.16 allows to measure the THD+N, SNR, and output
power.
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Figure 5.16: Measurement test conﬁguration of CDA for PZ speakers.
To measure the supply current and efﬁciency of the ampliﬁer, the input current, the
output current, and the output voltage waveforms were monitored with an oscilloscope as
shown in Fig. 5.17. The current waveforms were measured using series sensing resistors
Rs = 0.1 Ω, where the voltage across them is proportional to the current, as explained in
Section 3.3.5.
DUT
Rs,Iin
Rs,Iout
9.00 V
+- + -+ - + -
Iin Iout Vout
Figure 5.17: Measurement test conﬁguration for supply and output currents.
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The measured CDA supply current versus the output RMS voltage for a 1 kHz signal
is shown in Fig. 5.18. The RMS value (i) represents the capacity of the CDA to process
the demanded current by the PZ speaker; the RMS current is dominated by the switching
frequency ripple at lower output voltages and by the PZ speaker at higher voltages.
The average current value (ii) represents the power dissipation of the system and is
expected to be very low since the load is highly reactive; it was obtained by averaging the
supply current waveform for several audio signal periods. The measured quiescent supply
current of the proposed CDA driving the PZ speaker at idle condition (e.g. when no audio
signal is present) is 0.7 mA.
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Figure 5.18: Measured supply current for CDA driving a PZ speaker.
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The power-efﬁciency of the CDA with the PZ speaker was measured using the apparent
power as described in Section II-B.1. Fig. 5.19 shows the measured efﬁciency versus the
output RMS voltage for a 1 kHz signal, achieving a maximum efﬁciency of 96%.
The measured frequency spectrum of the system for an output VOUT = 18 VPP at 1
kHz is illustrated in Fig. 5.20, where the difference between the fundamental tone and the
highest harmonic is -67 dB. High linearity is achieved with high-voltage output swing as
desired for audio applications using PZ speakers. The integrated output noise from 20 Hz
- 20 kHz (un-weighted) for the idle condition was obtained as 167μV.
To evaluate the impact of different reactive elements at the output ﬁlter, two ZF imple-
mentations, (III) and (V) withCPZ = 470 nF , RF = 5.6Ω, LF = 47 μH, RB = 100 mΩ, and
LB = 1 μH as shown in Fig. 5.3, were used for the THD+N measurement. The measured
THD+N of the proposed CDA for both ZF conﬁgurations with a 1 kHz signal is shown in
Fig. 5.21.
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Figure 5.19: Measured power-efﬁciency for CDA driving a PZ speaker.
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The system with the output ﬁlter (III) achieves better THD+N performance than the
system with the output ﬁlter (V). The minimum measured THD+N is 0.025% and 0.1%
for the CDA with ZF conﬁgurations (III) and (V), respectively. The degradation in THD+N
in ﬁlter (V) appears to be caused by the ferrite bead material due to its magnetic history
curve (B-H curve) non-linear behavior, and a non-constant permeability (μm) that changes
with the magnitude of the magnetic ﬁeld and operating frequency [16]. The THD+N for
the output ﬁlter (III) with a signal at 6.67 kHz is also included in Fig. 5.21 where a
degradation in the THD+N can be observed due to the third harmonic distortion being
dominant.
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Figure 5.20: Measured frequency spectrum for 18 VPP output signal at 1 kHz.
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Power-supply intermodulation distortion (PS-IMD) provides a metric to evaluate the
effect of the ampliﬁer’s power-supply noise when the audio signal is also present [53, 54,
58].
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Figure 5.21: Comparison of the measured THD+N versus output voltage.
A 1 kHz sine wave with 0.5 VPP was used as the input of the audio ampliﬁer together
with 0.2 VPP at 217 Hz signal at the ampliﬁer’s high-voltage supply VCC, as shown in
Fig.5.22.
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The measured frequency spectrum of the output signal is shown in Fig. 5.23. As can be
seen, both intermodulation tones are at least 96 dB below the fundamental tone, showing
that the high-frequency carrier helps to attenuate the IMD components as expected [53].
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Figure 5.22: PS-IMD test bench of CDA for PZ speakers.
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Figure 5.23: Measured PS-IMD frequency spectrum of CDA for PZ speakers.
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To quantify the maximum SPL of a typical PZ speaker driven by the proposed ampli-
ﬁer, an 18 VPP output signal at 2 kHz was used to measure the SPL. The obtained SPL
was 96 dB at 10 cm, producing a comparable SPL to EM speakers but with less power
consumption.
To the author’s best knowledge, other CDAs for PZ speakers could not be found in
the technical literature. Therefore, commercial products were used to compare the per-
formance of the proposed CDA architecture. Table 5.2 summarizes the performance of
the proposed CDA and compares it with commercial ampliﬁers for PZ speakers. It is ev-
ident that the proposed architecture is able to drive PZ speakers with 18 VPP with higher
linearity, high efﬁciency, and low power consumption.
5.6 Conclusion
The design tradeoffs of the CDA for driving PZ speakers were introduced, including
efﬁciency, linearity, and EMI. A simple implementation was proposed to demonstrate the
advantage of using a CDA to drive PZ speakers. The monolithic implementation used
Table 5.2: Performance comparison with audio ampliﬁers for PZ speakers
Parameter This worka [23] [24] [25] [26]
Vout (VPP) 18 19 14 20 14
THD+N (%) 0.025 0.070 0.100 0.100 0.080
IQ (mA) 0.7 4 17 13 8
PQ (mW) 6.3 22 61 48 29
Efﬁciency(%)b 96 92 72 90 84
PSRR (dB) 90 100 65 - 77
SNR (dB) 95 94 80 80 108
Fs (kHz) 750 300 250 250 -
Ampliﬁer class D D D D G
a High-voltage supply generation not included
b Estimated for 1kHz signal using apparent power
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stacked-cascode thick-oxide CMOS transistors at the H-bridge output stage, avoiding ex-
pensive special high-voltage semiconductor devices and making it possible to handle high
voltages in a low voltage standard CMOS technology. The output stage’s low input ca-
pacitance allowed high switching frequency to improve linearity with high efﬁciency. A
self-oscillating modulation was used to obviate the need for a carrier signal generator and
provide good audio performance using low quiescent power. The CDA prototype driv-
ing the PZ speaker consumed 0.7 mA of quiescent current and was capable of delivering
18 VPP output amplitude with a maximum efﬁciency of 96%. The minimum measured
THD+N was 0.025% at 5 VRMS. The prototype occupies an active silicon area of 0.4165
mm2 in standard CMOS 0.18 μm technology. Compared to other CDAs for PZ speak-
ers, the proposed CDA achieved higher linearity, lower power consumption, and higher
efﬁciency.
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6. OPEN PROBLEMS IN CLASS-D AMPLIFIERS
The class-D ampliﬁer in closed-loop architectures provides outstanding audio perfor-
mance with high power efﬁciency, as discussed in Section 3. The distortion and noise can
be reduced effectively using high-order compensator circuits in the close loop architec-
ture. High power efﬁciency is achieved with proper design of the class-D output stage.
However, there are other unwanted characteristics proper to the class-D output stage such
as EMI, output ﬁlter distortion, speaker variations with temperature, the distortion of the
input audio information, among others. This section evaluates the current trends and open
problems in the class-D audio ampliﬁcation for mobile devices.
6.1 Class-D ampliﬁer current trends
The state-of-the-art mobile devices typically store the audio data in a digital compres-
sion format to be able to transport hours of music in a tiny device. Moreover, the complete
audio processing has been implemented in the digital domain, and the output audio infor-
mation of the main processor is typically a binary number with high data rate that needs
to be converted to an analog signal to be applied as the input of the CDA. Thus, a high
performance DAC is needed to avoid distortion of the audio analog signal.
One trend is to process the digital data and convert that to a signal compatible to the
output stage. This is typically achieved using a digital PWM block, and apply this PWM
signal to a close loop class-D output stage [106, 107, 108, 109, 110, 111, 112, 113, 114].
The advantage is that the high performance DAC is avoided, and the class-D output stage
is in a close loop architecture, increasing its performance. Also, calibration and self-
correction schemes can be implemented in the digital domain. The main drawback is that
a more complex and power hungry digital signal processor (DSP) is needed.
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Another trend is to decrease the number of external parts required for the CDA, espe-
cially of the output ﬁlter. This is mainly important since the footprint of the inductor limits
the amount of PCB reduction, and its cost increase the bill of materials. The main goal
is to reduce the power of the carrier signal such that the inherent ﬁltering of the speaker
could recover the audio signal since the human ear is not capable of perceiving the carrier
signal. A fully-differential CDA architecture implementing the ﬁlterless switching strat-
egy at the output stage, as discussed in Section 3.3.3, is typically used to reduce the size of
the output ﬁlter or completely remove it, at the expense of decreased audio performance
[3, 5, 42, 109].
The ﬁlterless output stage lessens the impact of the carrier signal at the speaker, al-
lowing a reduction of the output ﬁlter size. However, the EMI at the switching output is
still present in the cables and PCB traces. Careful layout in the PCB board could help to
decrease the EMI in the surrounding circuits, but still is dominant. Thus, a current trend
is to include modulation techniques to improve the EMI that can be used to spread the en-
ergy of the high-frequency carrier signal, at the expense of additional power consumption
and design complexity [45, 46, 92, 114, 115], and affect the linearity of the output stage.
The THD+N and EMI tradeoff is still limiting the use of the CDA as a headphone ampli-
ﬁer where a long cable is used from the ampliﬁer to the speaker. Also, most headphone
ampliﬁers are single-ended, and a differential ﬁlterless output stage is too complex and
expensive for an application that does not require high output power.
The consumer’s demand for louder mobile devices is driving the CDA designers to
provide more output power to the loudspeaker. To accomplish this from a battery-powered
device, a voltage step-up circuit is needed to boost the voltage.
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The main drawback is that the efﬁciency of the step-up circuit directly affects the efﬁ-
ciency of the overall audio system since its power consumption would reduce the battery
life. Also, most of the conventional step-up circuits require external components, increas-
ing the cost of the device [20, 21, 22, 92]. Thus, high efﬁciency step-up circuits that can
be integrated on the same die as the CDA are highly desirable.
6.2 Audio CODEC integration
The audio recording and reproduction in a typical mobile device is usually managed
by the main processor. However, as more multimedia functions and interface devices are
integrated in state-of-the-art mobile devices, the main processor is heavily loaded with
functions that would require a high amount of power to handle along the audio processing.
The audio CODEC, which stands for compressor-decompressor, is typically used as a
separate audio processor that is dedicated to handle all the functions related to audio. It
includes all the necessary interfaces to record audio using a microphone, and to reproduce
sound for headphones and loudspeaker.
Sensor
amplifier
ADC Audio
Processor
DAC Speaker
amplifier
10011 10010
Microphone
Loudspeaker
Figure 6.1: Typical audio CODEC block diagram.
The key design blocks in an audio CODEC are the ADC and DAC blocks which inter-
face the audio DSP with the microphone or speakers, as shown in Fig. 6.1.
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The main goal is to integrate as many functions as possible with high performance and
low power [116, 117, 118]. The typical input resolution for the microphone ADC is 16-bit
with a sampling rate of 48 kHz. The desired SNR for the microphone ampliﬁer circuit is
90 dB to be able to perceive very small sounds.
The preferred ADC and DAC architecture in integrated audio CODEC circuits is the
sigma delta (ΣΔ). The low frequency bandwidth of the audio signals (20 kHz) allows a
high OSR which combined with a high order compensator would provide high SNR, as
discussed in Section 3.2.2. The main drawback is that CMOS technology scaling is con-
tinuously degrading the performance of analog circuits, and lowering the voltage supply
to less than 1 V. Thus, to achieve high resolution in the analog-digital conversion when the
full dynamic range is less than 1 V, complex compensation techniques are needed as well
as high power consumption in the circuits.
One alternative that beneﬁts from the improved timing resolution of small CMOS tech-
nology nodes is to perform the analog to digital conversion in time domain. The compar-
ison with traditional voltage/current domain ADC is illustrated in Fig. 6.2. The time
domain ADC involves mapping the voltage domain audio signal to a pulse encoded signal
where the duty cycle is proportional to the voltage input signal level, as in PWM. Then,
the pulse signal is converter to a digital output using a time-to-digital converter (TDC).
The main advantage of using a time domain ADC is that it can achieve high resolution
limited only by the smallest delay of the technology. In other words, its resolution would
be limited by the accuracy of the voltage-to-time conversion, and the smallest time step
that the technology can provide which is typically a couple of inverters. For example, for
an 1 kHz audio signal modulated by a carrier at 10 MHz or 100 ns period, and a TDC
with time resolution of 100 ps, the output would have 1000 digital levels or the equivalent
to a 9.5 bits ADC; if the TDC has a ﬁner time resolution, then the number of bits would
increase as well.
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It is important to notice that this example is considering an open loop ideal quantiza-
tion which will be affected by timing errors and supply variations. However, if the whole
time-domain converter (PWM+TDC) is included in a close loop architecture, the nega-
tive feedback would correct for any error or distortion that would result in an effective
resolution of more than 20 bits.
Most of the techniques developed for the CDA to correct for timing variations and
to reduce noise or distortion, can be applied to a time-domain ADC. This is important
since audio CODEC with the same strategies in the audio input path as the output path
would simplify drastically the design and time to market of this important block for mobile
devices.
VPWM
VI
VC
Time-to-
digital 
converter
1000110101
DCLK
S/H
VI Voltage/
current 
quantizer
1000110101
Vs
Figure 6.2: Comparison between voltage/current ADC and time-domain TDC.
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7. SUMMARY
This dissertation presented new architectures and design techniques focused on the de-
sign of high efﬁciency class-D ampliﬁers to achieve high performance audio ampliﬁers
while consuming low power and silicon area. The ﬁrst part of the dissertation discussed
the research motivation, and presented a concise explanation of the fundamentals of au-
dio ampliﬁcation, including the loudspeaker’s operation and tradeoffs as well as the main
audio performance metrics. Moreover, the operating principle and design procedure of
class-D audio ampliﬁers were discussed to provide a broad view of the tradeoffs involved
in the design. The main close loop architectures with different modulation techniques were
considered as well as the involved circuits.
The second part of the dissertation presented two solutions to achieve low power high
efﬁciency class-D audio ampliﬁers for battery-powered mobile devices. The ﬁrst work
introduced a feed-forward cancellation technique for single-ended class-D audio ampli-
ﬁer architectures to improve the power-supply rejection ratio across the entire audio fre-
quency range. The design methodology, implementation, and tradeoffs of the proposed
technique were clearly delineated to demonstrate its simplicity and effectiveness. A ﬁrst-
order single-ended PWM class-D audio ampliﬁer was fabricated to demonstrate the effec-
tiveness of the proposed technique. The class-D ampliﬁer prototype achieves a PSRR of 83
dB at 217 Hz, a THD+N of 0.0149%, and a maximum efﬁciency of 94.6%. The proposed
technique enhances the prototype’s PSRR by 33 dB across the entire audio bandwidth
compared with a conventional class-D ampliﬁer without it. The class-D audio ampliﬁer
prototype was implemented using 0.18 μm CMOS standard technology and occupies a
total area of 0.121 mm2. It consumes a total of 356 μW of quiescent power.
The second work focused on the design of a class-D audio ampliﬁer for piezoelec-
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tric speakers. The design tradeoffs of the class-D audio ampliﬁer for driving piezo-electric
speakers were introduced, including efﬁciency, linearity, and electromagnetic interference.
A monolithic implementation was proposed using stacked-cascode thick-oxide CMOS
transistors at the H-bridge output stage, avoiding expensive special high-voltage semicon-
ductor devices, and making it possible to handle high voltages in a low voltage standard
CMOS technology. The ampliﬁer prototype driving the piezoelectric speaker consumed
0.7 mA of quiescent current and was capable of delivering 18 VPP output amplitude with
a maximum efﬁciency of 96%. The minimum measured THD+N was 0.025% at 5 VRMS.
The prototype occupies an active silicon area of 0.4165 mm2 in standard CMOS 0.18 μm
technology. Compared to other solutions for piezoelectric speakers, the proposed class-D
architecture achieved higher linearity, lower power consumption, and higher efﬁciency.
Finally, the open problems in audio ampliﬁcation for mobile devices were discussed to
delineate the possible future work to improve the performance of class-D ampliﬁers. For
all the presented works, proof-of-concept prototypes were fabricated, and the measured re-
sults were used to verify the correct operation of the proposed solutions. Appendix A was
included to brieﬂy detail the operation of a class-G ampliﬁer with a proposed solution to
increase the linearity of the ampliﬁer during supply transitions with low power consump-
tion. Appendix B presented more details for a non-linear controller used in the class-D
ampliﬁer to achieve high PSRR using integral sliding mode control.
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APPENDIX A
CLASS-G AMPLIFIER CASE STUDY
Despite their good power-efﬁciency, class-D ampliﬁers are not often preferred as head-
phone drivers due to their EMI concerns in single-ended architectures [44, 58]. Moreover,
the radiated EMI prohibits the use of the audio cable as an antenna for FM radio. This
makes the linear ampliﬁer classes (A/AB) preferable for headphone drivers despite their
high quiescent power consumption [34, 35].
As discussed in Section 2, the class-G ampliﬁer provides better power efﬁciency com-
pared with class-AB ampliﬁers. The efﬁciency improvement is achieved by reducing the
supply voltage for smaller output signals, and thus, reducing the quiescent power con-
sumption. Moreover, the power-supply transition is achieved without affecting the dy-
namic range of the output signal. The main challenge is to ensure minimal or no additional
distortion when the switching between the power-supply levels occurs.
In this appendix, a class-G headphone ampliﬁer comprised by the parallel connection
of a class-AB ampliﬁer operating from lower supplies (VDDL/VSSL), and a class-C ampliﬁer
operating from higher supplies (VDDH/VSSH), with a crossover region between VDDL and
VSSL is presented. Moreover, the proposed parallel class-G output stage has a gradual
power-supply transition to achieve low distortion during the supply switching.
A.1 Class-G ampliﬁcation background
The class-G implementation can be classiﬁed broadly into three approaches: (1) series
output stages, (2) single output stage with power management block to switch the supply,
and (3) parallel output stages.
The mainstream existing solution is the series approach which is based on the basic
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class-AB source (emitter) follower conﬁguration, and has the drawbacks of low voltage
swing and very poor efﬁciency [36]; both due to the substantialVGS(BE) drop in comparison
to the small supply voltages used in multimedia portable devices.
The second approach to class-G implementation uses a power management block for
supply switching [38]. A single output driver is used and whenever the signal crosses the
threshold of the smaller supply a power management block switches its rail to a higher
level and makes it stay there for a minimum amount of time. A drawback for this im-
plementation is the delay between the output signal crossing the supply threshold and the
power management circuit reacting with rail switching. One way to overcome the delay in
this supply transition is to delay the input signal in digital domain and switch the supply
predicting the next signal level. However, the slow response time and the transient glitches
in the power management block can create distortion during the supply switching. Thus,
degrading the efﬁciency since the supply rail has to be held high for a minimum amount
of time, which is always longer than needed.
The third approach uses two different parallel output stages that are active one at a
time for certain amount of the output signal level. The class-G implementation in [37]
realizes the supply switching by forcefully turning on/off the parallel output stages with
an external circuit. The impact of this hard switching is added distortion during the supply
transition. Also, the parallel paths to the output stages require separate compensation and
hence doubles the total compensation capacitance compared to the equivalent class-AB,
increasing the cost for the solution.
Recent CMOS class-G audio ampliﬁers reported in the literature [37, 38] exhibit lin-
earity degradation during the power-supply switching. Thus, a parallel implementation for
a class-G output stage with gradual switching between the power-supplies is proposed to
achieve very low distortion during the supply transition.
203
A.2 Proposed class-G implementation
Leveraging the understanding between the output stage operating mode and the bias
condition, as discussed in Section 2, the proposed class-G ampliﬁer is composed by the
parallel connection of a class-AB ampliﬁer operating from lower supplies (VDDL/VSSL),
and a class-C ampliﬁer operating from higher supplies (VDDH/VSSH), with a crossover
region between VDDL and VSSL. This is illustrated in the block diagram of the proposed
class-G ampliﬁer in Fig. A.1, where a gain stage is used to amplify the signal, a biasing
block ensures that each output stage in the parallel conﬁguration is active during the correct
output signal levels to achieve a class-G operation, and the two parallel output stages are
used to drive the load.
Gain 
stages
VIN GPSS 
Biasing 
Class-C
VDDH
VSSH
Class-AB
VDDL
VSSL
Feedback 
gain
+
-
VOUT
Class-AB active 
Class-G output stage
VDDH
VSSH
VDDL
VSSL
Class-C active 
Class-C active 
GM1 GM2
GM3
GM3
VOUT
Proposed Class -G operation
Class-AB inactive 
Class-C inactive 
Class-AB inactive 
Figure A.1: Proposed class-G ampliﬁer diagram and operation.
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To ensure low distortion during the power-supply transition and suitable class-G oper-
ation in the parallel output stage, a gradual power-supply switching (GPSS) biasing circuit
is proposed as shown in Fig. A.2. MP1 and MN1 are the class-AB driver transistors oper-
ating from the lower supply, and MP2 and MN2 are the class-C driver transistors operating
from the higher supply.
Gradual Power -supply 
switching Biasing
VOUT
VDDH
VSSH
MP2
MN2
MN1
MP1
VDDL
VSSL
MBP4MBP1
VDDHVDDHVDDH
VSSHVSSHVSSH
VSSH
VDDHVDDH
MBN3 MBN1
MBN2
IB IB
VSSH
IB IB
VBP1
VBP2
VIN’
VBN2
Level
Shifter
MBP2
MBP3
MBP5
MBN4
MBN5
Level
Shifter
Class-AB
stage
Class-C
stage
IQ
VP1
VN1
VP2
VN2
Signal 
injection
Figure A.2: GPSS biasing circuit at quiescent condition.
The GPSS circuit at quiescent conditions is under proper matched conditions when
VGS,MN2 ∼= (1 ∼ 2)VDSAT,MBN4 and VGS,MP2 ∼= (1 ∼ 2)VDSAT,MBP4 . This selection will place
the class-C stage in the crossover region during the quiescent conditionVOUT ∼=VIN ∼= 0V .
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Even after accounting for the channel length modulation, drain induced barrier lower-
ing (DIBL) and other process variations, the quiescent current (IQ) in the output stage is
set to a reasonable accuracy. The IQ variations will be inﬂuenced by the smaller supply
variation and threshold voltage (VTH) variation of the level shifter circuit. This effect can
be minimized by increasing the VDSAT of MP1 and MN1.
VOUT
VDDH
VSSH
MP2
MN2
MN1
MP1
VDDL
VSSL
VDDH
VSSH
VBP2
VBP1
VBN2
VP2
VN2
VDDH
VSSH
VDDH
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CM2
VSSH
M11
VDDH
VIN-
M1
VIN+
M2
M10
VDDHVDDH
M12M9VDDH
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M8M7
VBP2
VSSH
M6M5
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Level shifter
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VDDHVDDH
VSSHVSSH
VSSH
VDDHVDDH
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VOUT < VSSL
SP ON when 
VOUT > VDDL
Biasing
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2IB 2IB
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MBN5
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VIN’
Figure A.3: Proposed class-G audio ampliﬁer schematic with GPSS biasing.
The schematic diagram of the proposed class-G ampliﬁer is shown in Fig. A.3, where
the ﬁrst stage (GM1) is a folded cascode architecture with PMOS input pair, GM2 is the
second stage comprised by the GPSS bias branch which is made a positive gm stage for
compensation purposes, and the third stage (GM3) is the class-G output driver where MP1
and MN1 comprise the class-AB output stage, and MP2 and MN2 operate as the class-C
output stage.
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Transistors MLN and MLP comprise the level shifters; theirVGS values are selected such
that MP2 and MN2 operate as a class-C output stage in the crossover region for the quiescent
state. The switches SP and SN are required only to avoid reverse conduction in MP1 and
MN1 from VOUT to VDDL when VOUT >VDDL, and from VSSL to VOUT when VOUT <VSSL.
Figure A.4: Class-G output stage operation across the output voltage swing.
As the input voltage increases, MP1 pulls up the output and the negative feedback
ensures VOUT equals to VIN . During this phase, MP2 is off and VP2 changes very little as
long as MP1 is in saturation. When VOUT starts getting close to VDDL, MP1 starts to enter
the triode region reducing the loop gain. At this instant, the node voltages VP2 and its
level shifted version VP1 start dropping. If the level shift voltage is chosen adequately,
the change in VP2 should slowly make MP2 start conducting. Both MP1 and MP2 will
conduct whenVDDL−VDSAT <VOUT <VDDL, and eventually, MP2 will be in the saturation
region and MP1 will be forced to turn off whenVOUT >VDDL. The same gradual switching
occurs when the input goes downwards from zero toVSSH . The proposed class-G operation
and its equivalent transconductance (GM3) is summarized in Fig. A.4 for different VOUT
conditions.
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Throughout the output signal level, the proposed GPSS circuit allows a gradual tran-
sition between the parallel class-AB and class-C output stages. In addition, as long as the
loop has large gain and remains stable, the negative feedback helps to attenuate the supply
transition distortion.
A.3 Class-G design tradeoffs
The level shifter circuits in Fig. A.3 should satisfy two conditions: (1) At the quiescent
state, VP2 and VN2 should bias the class-C stage (MP2 and MN2) in the cut-off region, and
VP1 and VN1 should ensure that MP1 and MN1 conduct the desired quiescent current; (2)
When MP1 and MN1 enter the triode region, the level shift voltage should be enough to put
MP2 and MN2 in the saturation region.
A level shift voltage (VLS) that is too large will put the class-C stage (MP2 and MN2)
deeply into cut-off such that it will need a large change in VP2 and VN2 to bring transistors
MP2 and MN2 into the conduction state; thus, it will force MP1 and MN1 into deep triode
degrading the loop gain severely, and increasing distortion during the supply transition. A
VLS that is too small will not completely turn off transistors MP2 and MN2, increasing the
quiescent power consumption and degrading the instantaneous efﬁciency. AVLS = 650 mV
was chosen as a compromise of these tradeoffs.
TheVDSAT of the class-AB stage, MP1 and MN1, impacts the instantaneous efﬁciency at
small to moderate output signal levels. Fig. A.5 shows the class-G instantaneous efﬁciency
curves assuming VDDL = 0.5 V and VDDH = 1 V for two cases: (1) an ideal VDSAT = 0 V
and (2) a non-ideal VDSAT = 150 mV .
The class-G peak instantaneous efﬁciency, considering only the effect of VDSAT , can
be expressed as
ηpk,VDSAT ∼=
VDDL−VDSAT
VDDL
. (A.1)
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It can be observed, that in the ideal case (VDSAT = 0 V ), the class-G peak instanta-
neous efﬁciency could reach 100% atVIN =VDDL, whereas in the non-ideal case (VDSAT =
150 mV ), the peak efﬁciency only could reach 70%.
For a class-AB stage with output transistors having aVDSAT = 0, the intermediate peak
in instantaneous efﬁciency curve increases with the smaller supply value, whereas the
instantaneous efﬁciencies (slope) at smaller signal levels decrease at the same time, as
expressed in (A.1). This can be observed in Fig. A.6 for several smaller supply values
with a VDSAT = 150 mV .
If the value of the smaller supply VDDL/VSSL is too low, VDSAT impacts heavily since
the output signal switches to the higher supply more frequently which impacts the over-
all efﬁciency. On the other hand, if VDDL/VSSL value is too high, its value impacts the
instantaneous efﬁciency at smaller output signal levels.
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Figure A.5: Effect of VDSAT of class-AB transistors on the class-G efﬁciency.
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For audio signals with crest factors in the range of 12-20 dB, the smaller supply choice
should be 25-45% of the higher supply to maximize efﬁciency [36]. However, this approx-
imation does not include the impact of VDSAT . Assuming a VDSAT = 150 mV , the smaller
supplies should be about 35-60% of the higher supply. Other parameters that affect the
maximum efﬁciency achieved for certain value of smaller supplies are the VTH of the de-
vices, quiescent power, VDSAT , and VDDH . In this work, the value for the smaller supplies
was chosen to be 50% of the higher supplies as a compromise between these tradeoffs.
In the class-G ampliﬁer, the major sources of non-linearity are: (1) the crossover dis-
tortion arising from three points of VOUT (VOUT = −VSSL, VOUT ∼= 0, and VOUT = VDDL),
and (2) the triode non-linearity when the output signal is close to the large supply rails
(VDDH/VSSH). The distortion at zero crossing is minimized by increasing the quiescent
current in the class-AB drivers.
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Figure A.6: Effect of smaller supply (VDDL) choice on the class-G efﬁciency.
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The distortion at VDDL/VSSL crossing is minimized by biasing the class-C drivers such
that they start delivering a portion of the load current when the class-AB drivers reach
triode region. The triode non-linearity is left as a trade-off for smaller die area as it only
occurs when the output signal is too large.
To minimize errors in the output signal, negative feedback is used as shown in Fig.
A.1. As long as the loop is stable and the open loop gain across the audio frequency
bandwidth is large enough, then all the non-linearity of the output stage is suppressed by
the loop gain. It can be noted that increasing the loop gain allows reducing the crossover
and the triode non-linearities.
The ampliﬁer was designed to drive a wide load range of RL = 16 to 32 Ω and CL =
10 pF to 1 nF . The ampliﬁer is stabilized using nested Miller compensation (NMC) due
to its simplicity [80]. However, if the ampliﬁer needs to drive larger capacitive loads for a
different application, a more advanced compensation can be used as detailed in [82, 81].
The main difference between the proposed class-G ampliﬁer and any three stage ampliﬁer
in terms of compensation, is that the output stage GM3 (as shown in Fig. A.3) changes its
value depending on the output voltage as deﬁned in Fig. A.4.
GM1 +GM2 -GM3
CM1
CM2
VOUTVIN
Split
Class-G
Output Stage
RO1 CO1 CO2RO2 CLRL
ωP1 ωP2 ωP3
Figure A.7: Proposed class-G audio ampliﬁer small-signal block diagram.
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The small signal diagram for the proposed class-G ampliﬁer is depicted in Fig. A.7.
Parameters GM and RO are the stage transconductance and output resistance, respectively.
Capacitors CO represent the equivalent capacitance at the output of each ampliﬁcation
stage, and RL and CL are the load resistance and capacitance, respectively.
The open-loop transfer function of the class-G ampliﬁer with NMC can be expressed
as,
VOUT
VIN
∼= −ADC
1+
s
ωp1
⎛
⎜⎜⎝
1− s CM2
GM3
− s2 CM1CM2
GM2GM3
1+ s
CM2
GM2
+ s2
CLCM2
GM2GM3
⎞
⎟⎟⎠ (A.2)
provided that GM1  1/RO1,1/RO2, GM3  GM2, and CM1,CM2,CL CO1,CO2; where
ADC = GM1GM2GM3RO1RO2RL is the low frequency gain, and the dominant pole of the
system is ωp1 ∼= GM1/(ADCCM1).
It can be noted from the numerator in (A.2) that the system has a right-half plane (RHP)
zero that needs to be considered to avoid degradation in the stability of the system. If the
RHP zero, given by the terms GM2/CM1 and GM3/CM2, is placed well above the GBW
of the system, its impact on the stability will be minimized. Also, to avoid the poles in
the denominator of (A.2) to be complex conjugate and degrade the phase response, GM3
needs to satisfy the minimum value of
GM3 > 4CL
GM2
CM2
. (A.3)
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Then, the GBW and high frequency poles of the system can be approximated as,
GBW ≈ GM1/CM1; ωp2 ≈ GM2/CM2; ωp3 ≈ GM3/CL. (A.4)
where for the stability condition of a phase margin of 60o [81] can be expressed as,
2GBW ≤ ωp2 ≤ 12ωp3. (A.5)
From a typical corner simulation, the compositeGM3 as deﬁned in Fig. A.4 took values
approximately in the range of 60 mS to 200 mS. The implemented class-G ampliﬁer used
CM1 = 8 pF ,CM2 = 16 pF , GM1 = gm1 = 50 μS, and GM2 = gm12(gm16/gm11) = 200 μS.
The Miller capacitor CM2 across GM3 stage has to be split into two parts to compensate
when the P-side (MP1 or MP2) is active or the N-side (MN1 or MN2) is active.
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Fig. A.8 show the pole-zero map of the system forCL = 10 pF, 1 nF with the minimum
GM3 condition and its effect on the non-dominant poles. It can be observed that the high
frequency poles were placed such that the poles ωp2 and ωp3 won’t become complex and
are located at frequencies higher than the GBW of the system. Fig. A.9 shows the pole-
zero map of the system to show the effect of the GM3 variation of the proposed class-G
ampliﬁer with the maximumCL = 1 nF condition. It can be noticed that the GM3 variation
only affects the RHP zero (ωz) and ωp3 that are located at high frequencies well above the
GBW to avoid their effect on the stability.
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The simulation results are summarized in Fig. A.10 for different loading conditions
where the phase margin under these parameter variations is acceptable.
Figure A.10: Stability and pole location for different output load conditions.
A.4 Experimental results of proposed class-G ampliﬁer
The proposed class-G topology has been designed and fabricated in 90 nm standard
CMOS technology to drive an equivalent load RL = 16− 32 Ω and CL = 10− 1000 pF .
Nonetheless, the experimental test setup was performed with 32 Ω and 200 pF loading to
emulate a typical headphone speaker. Testing was done using Audio Precision’s (AP) Sys-
tem One Dual-domain equipment. The power supply selection isVDDH/VSSH =±1V , and
VDDL/VSSL =±0.5V . The prototype die micrograph and the quiescent power consumption
distribution are shown in Fig. A.11 and Fig. A.12, respectively.
Considering reliability in 90nm technology, the complete design is made using thick
oxide 2.5 V I/O transistors. The gain stages and GPSS biasing circuit consume 70 μA
from ±1 V supply, and the class-AB stage sinks an IQ of 200 μA from the ±0.5 V supply.
An un-weighted SNR of 89 dB was measured and a minimum THD+N of -82.5 dB was
measured for a 1.8 Vpp, 1 kHz sine wave input with 32 Ω load. Fig. A.13 shows the
measured FFT and THD+N vs. frequency for a 1.8 Vpp signal.
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Fig. A.14 shows the instantaneous efﬁciency and THD+N vs. amplitude for a 1 kHz
signal vs. the normalized output signal amplitude. Note that the output stage behaves as a
class-AB forVpk/VDDH > 0.4V , as a class-C forVpk/VDDH < 0.5V , and as a combination
of both during the supply transition (0.4 V <Vpk/VDDH < 0.5 V ).
From Figs. A.13 and A.14, it is evident that the GPSS allows a supply transition with
Figure A.11: Proposed class-G ampliﬁer die micrograph.
Figure A.12: Proposed class-G ampliﬁer quiescent power distribution.
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very low distortion. Also. it can be noticed in Fig. A.14 that the THD+N performance
is limited by noise. It can be improved by decreasing the noise contribution from GM1
at the expense of additional silicon area and increased quiescent power. The proposed
implementation was chosen considering this tradeoff to achieve low quiescent power and
low active area. If desired, the proposed GPSS biasing and class-G output stage can be de-
signed to operate from higher supply voltages to provide more output power while keeping
the ultra-low distortion during the supply transitions.
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Figure A.13: Measured THD+N and output FFT versus frequency.
Figure A.14: Measured THD+N and efﬁciency versus amplitude.
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Table A.1 presents a comparison of the state-of-the-art linear headphone ampliﬁers
reported in the literature. It is evident that the proposed class-G output stage and GPSS
biasing allows ultra-low distortion during the supply switching compared with the state-
of-the-art class-G ampliﬁers while consuming low quiescent power and active area. The
key problem in reported class-G ampliﬁers is the increased distortion due to the power
supply transition. The proposed ampliﬁer solved this problem by using the GPSS biasing.
Unlike previously reported class-G ampliﬁers, the proposed work does not add substantial
distortion after the supply transition.
Table A.1: Comparison with state-of-the-art headphone ampliﬁers
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A.5 Conclusion
A CMOS class-G headphone ampliﬁer with low distortion during the power-supply
transition was presented. The proposed class-G output stage achieves a gradual power-
supply switching which is enabled by proper biasing and negative feedback applied to
the ampliﬁer. The design tradeoffs such as supply variation, load variation, stability, and
linearity were discussed for the implemented prototype. The proposed class-G headphone
ampliﬁer was fabricated in CMOS 90 nm standard technology, and achieves a THD+N of
-82.5dB, using low power consumption (350μW), and small silicon area (0.08mm2).
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APPENDIX B
CLASS-D AMPLIFIER WITH SLIDING MODE*
Architectures using variable structure control (VSC) based on sliding mode control
(SMC) can decrease the power consumption, achieve low distortion, and reduce the com-
plexity of the system [63]. Still, this approach is prone to high-frequency noise, as it
requires a differentiator in the feedback loop, as discussed in Section 3. Also, this topol-
ogy has a limited power supply rejection ratio (PSRR) in the audio band because the
differentiation’s low-frequency attenuation reduces the loop gain. To overcome this limi-
tation, we propose a CDA with integral sliding mode control (ISMC) [76] to increase the
low-frequency loop gain above that in [63] and to keep the controller power consumption
low.
This appendix presents a clock-free current-controlled CDA using integral sliding
mode control [64]. The proposed CDA provides the low distortion and high efﬁciency
beneﬁts of state-of-the-art CDAs, but consumes at least 30 % less controller power. Ad-
ditionally, the proposed design improves the PSRR mainly due to good matching. Also,
improvement of PSRR is obtained by higher loop gain within the audio band when com-
pared with [63].
B.1 Design of the proposed class-D architecture with ISMC
Fig. B.1 shows the block diagram of the proposed architecture. This topology consists
of two feedback loops and four main building blocks. The outer voltage loop minimizes
the voltage error between the input and output audio signals, and the inner current loop
*©2014 IEEE. Reprinted, with permission, from "A Low-Power High-PSRR Clock-Free Current-Controlled
Class-D Audio Ampliﬁer" by J. Torres, A. I. Colli-Menchi, M. A. Rojas-Gonzalez, and E. Sanchez-
Sinencio, IEEE J. of Solid-State Circuits, vol.46, no.7, pp.1553,1561, July 2011.
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contains information proportional to the inductor current which is necessary to implement
the controller, as will be explained later in the paper. The building blocks are the integral
sliding mode controller, a hysteretic comparator, an output stage, and an off-chip low-
pass ﬁlter (LPF). The ISMC processes the necessary information to generate the binary
modulated signal. The hysteretic comparator obviates the carrier signal generator that
would have been required in conventional architectures based on PWM [8]. The output
stage provides the required current-drive capability for an 8-Ω loudspeaker, and the output
ﬁlter recovers the audio signal.
Figure B.1: Block diagram of the proposed class-D ampliﬁer.
The audio ampliﬁer implements a tracking system governed by a control law, deﬁned
with the switching function given by,
s(ve,vi) = kI
∫
ve(t)dt − vi(t) (B.1)
where kI is an integration constant whose value ensures stability and fast transient re-
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sponse, ve(t) is the voltage error function deﬁned as,
ve(t) = vin(t) − vout(t) (B.2)
and vi(t) is a sensed voltage proportional to the inductor current iL(t).
The ISMC retains all the properties of variable structure control (VSC) with sliding-
mode operation such as simple design, stability, robustness, and good transient response.
Moreover, the ISMC forces the system to operate with sliding mode under any initial
condition [76]. This property guarantees robust system operation from any starting point.
The ISMC’s integrator nulls the steady-state voltage error, and the closed-loop dynamics
reduce high-frequency noise. Furthermore, sensing the current across the output inductor
improves the dynamic response of the ampliﬁer [74].
The system can be proven to be asymptotically stable with the equivalent control
method analysis [76]. This method consists of determining the dynamics of the system
on the switching surface, i.e. s(ve,vi) = 0. The sliding-equilibrium point of the proposed
architecture is a stable focus because the eigenvalues of the system are complex with neg-
ative real part. Moreover, the ﬁnal value theorem (FVT) shows that the steady-state re-
sponse of the equivalent control model tracks the input signal [63].
B.2 Integral sliding mode controller
Fig. B.2 shows the schematic of the implemented CDA. The blocks marked as I, II, III
and IV are the ISMC, comparator, output power stage, and LPF, respectively.
Examining the node vs±(t) one obtains the switching function implemented as
s(ve,vi) = kI
∫
[vin±(t)− vout∓(t)]dt− vi(t), (B.3)
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where
vi(t) = ks ·Rs · iL(t)
= ks [vc±(t)− vout±(t)]
= ks [vc±(t)+ vout∓(t)] (B.4)
represents the voltage proportional to the current iL(t) across the inductor and ks = RD/RC.
Equations (B.3) and (B.4) describe the implemented controller circuit.
The proposed CDA uses two external precision resistors (Rs) in series with the ﬁlter
inductor to sense the inductor current and to feed it back to the controller. The value
of these resistors was chosen high enough to sense the voltage across the resistor but
sufﬁciently small to minimize its impact on the power efﬁciency of the system.
Fig. B.3 shows the tradeoff between the Rs value and the efﬁciency of the CDA when
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Figure B.2: Proposed ISMC implementation, I ISMC implementation, II comparator, III
output power stage, IV LPF.
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Vin = 2 Vpp; the smaller Rs, the higher the efﬁciency. However, an excessively small value
of Rs could be comparable to parasitic board/package resistances, reducing measurement
accuracy. We choose Rs = 100 mΩ to achieve both good accuracy and high efﬁciency, we
choose ks= 10 to have a voltage vi(t) directly proportional to iL(t). Note that other current
sensing techniques, as discussed in Section 3, could be employed in the ISMC architecture
to improve efﬁciency and/or to reduce the external component count.
A fully differential ampliﬁer (A2) senses the inductor current using cross connected
vc±(t) nodes. Both the lossy integrator (A1) and current sense (A2) ampliﬁers are two-
stage-Miller compensated and consume 35 μA and 90 μA of static current, respectively.
Ampliﬁer (A1) has a DC open-loop gain of 68 dB and a phase margin of 59◦ and ampliﬁer
(A2) has a DC open-loop gain of 62 dB and a phase margin of 45◦.
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Figure B.3: Efﬁciency versus Rs for Vin= 2 Vpp.
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The lossy-integrator has kI = 1/RACA = 1.78·105 for fast transient response[63], where
RA = 280 kΩ , and CA = 20 pF. Resistor RB was implemented with a T-network structure
to save die area.
The comparator consumes only 50 μA and has internal positive feedback [119] to
generate a ±10 mV hysteresis window such that the CDA runs at approximately 380 kHz.
The schematic of the comparator is shown in Fig. B.4.
M1 M1
M2
M4 M4M5 M5
M6
M3
VB
Vin_p Vin_n
Preamplification circuit
Decision circuit (positive feedback)
VpVn
M2
M2
M2
VDD
ID,M3
Figure B.4: Hysteretic comparator implementation.
The comparator consists of two stages: the input preampliﬁer to improve the compara-
tor sensitivity and a positive feedback or decision stage. An output buffer (not shown)
converts the output into a rail-to-rail signal. The transconductance gm of M1 determines
the 1st stage gain, and the size W, L of M1 determines the input capacitance Cin. To ensure
high speed, the circuit has no high-impedance nodes other than the input and output nodes.
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The decision circuit uses positive feedback from the cross-gate connection of transistors
M4 to increase the gain of the decision element. The hysteresis window [119] is given by,
Vhys =
2ID,M3
gm,M1
βM4
βM5
−1
βM4
βM5
+1
f or βM4 ≥ βM5 (B.5)
where
βM4,5 = Kn
WM4,5
LM4,5
. (B.6)
Transistor M6 increases the switching point to the desired DC common mode level.
The output buffer is a NAND SR latch to convert the output of the decision circuit to a full
swing signal.
We designed the output buffer to minimize the dynamic power dissipation without
degrading the propagation delay, and we reduced the short-circuit current with a non-
overlap conﬁguration. In addition, we minimize conduction losses by reducing the CMOS
on-resistance Ron. The calculations yielded a tapering factor between stages T = 11, a
number of inverters N = 4 with and Ron = 220 mΩ. The dimensions of the PMOS power
switch are W = 27000 μm and L = 0.6 μm and the dimensions of the NMOS power switch
are W = 9000 μm and L = 0.6 μm.
The off-chip 2nd-order LPF was designed with a cutoff frequency of 20 kHz, with
L = 45 μH, C = 1.5 μF, and an 8 Ω speaker. We chose a Butterworth ﬁlter approximation
to achieve ﬂat magnitude response within the audio band. The design of the integral sliding
mode controller relies on the value of the elements in the low-pass ﬁlter as mentioned in
the appendix. Therefore, the proposed topology could be if necessary converted into a
ﬁlterless architecture by calculating the coefﬁcients of the integral sliding mode controller
according to the speaker model to obtain the highest performance possible.
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B.3 Experimental results of CDA with ISMC
The class D audio power ampliﬁer was fabricated in 0.5 μm CMOS standard technol-
ogy (VTHN = 0.7 V, VTHP = -0.9 V) and tested with a System One Dual Domain Audio
Precision instrument using a 2.7-V single voltage supply. The chip was encapsulated in a
DIP 40 package. Fig. B.5 shows the die micrograph of the fabricated CDA where blocks I,
II, and III correspond to the ISMC, comparator, and output power stage, respectively. The
total active area occupied by the class-D audio ampliﬁer is approximately 1.65 mm2.
Figure B.5: Class-D with ISMC die micrograph, I controller (0.430mm2), II comparator
(0.033mm2), and III output stage (1.190mm2).
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The class-D ampliﬁer quiescent power distribution is shown in Fig. B.6(a). The output
stage consumes 68 % of the total quiescent power and the current-sense ampliﬁer (A2)
consumes approximately half of the controller’s power.
The area distribution of the class-D audio ampliﬁer is presented in Fig. B.6(b). The
power stage occupies around two thirds of the total area. On the other hand, the comparator
represents only 2% of the total area.
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Figure B.6: (a) Power and (b) area distribution of the proposed audio ampliﬁer.
The output spectrum of the system withVin = 2.82Vpp at 1 kHz is illustrated in Fig. B.7.
As shown in the ﬁgure, the difference between the fundamental tone and the higher har-
monic (HD3 = 3 fin) is > 70 dB.
The total harmonic distortion plus noise (THD+N) and the efﬁciency (η) performance
of the CDA are shown in Fig. B.8 and Fig. B.9, respectively. A THD+N of 0.02 % and an
efﬁciency of 84 % were measured.
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The proposed system achieves a maximum output power of 410 mW for 7 % THD+N.
Thus, the system can provide approximately 90 % of the maximum theoretical power.
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Figure B.7: Class-D audio ampliﬁer output FFT when Vin = 2.82 Vpp at 1 kHz.
0 50 100 150 200 250 300 350 400 450
0.1
1
10
Output power (mW)
TH
D
+N
 (%
)
Figure B.8: Class-D ampliﬁer with ISMC THD+N versus output power.
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The voltage drop across Rs limits the maximum output voltage swing and hence limits
the maximum power. Fig. B.10 shows the PSRR and SNR versus frequency.
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Figure B.9: Class-D ampliﬁer with ISMC efﬁciency versus output power.
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Figure B.10: Class-D audio ampliﬁer PSRR and SNR versus frequency.
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A maximum PSRR of 82 dB was obtained while applying a sine-wave ripple of 100
mVpp on the power supply. The SNR was measured with respect to 410 mW into an 8 Ω
resistor and was better than 90 dB across the entire audio band.
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Figure B.11: Measurement setup for PS-IMD measurement.
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Figure B.12: Power supply induced intermodulation distortion measurement.
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Class-D audio ampliﬁers may experience power-supply-induced intermodulation dis-
tortion (PS-IMD). Fig. B.11 shows the power supply induced intermodulation distortion
measurement setup. We performed the power supply induced intermodulation test with
an input voltage signal of 2 Vpp at 1 kHz and sinusoidal power-supply ripple of 300 mVpp
at 217 Hz superimposed on the DC level. A driver between the waveform generator and
the VDD pin of the class-D ampliﬁer provides the current required by the CDA. Fig. B.12
shows that the difference between the intermodulation products (783 Hz and 1217 Hz) and
the fundamental is approximately -90dBc.
Table B.1: Performance Summary for CDA with ISMC
Design [8] [62] [5] [65] [63] This Work
Pc (mW) - 50.00 - 40.00 0.68 0.47
PQ (mW) 14.98 194.00 35.00 - - 1.49
Ic (mA) - 10.00 - 8.00 0.25 0.17
IQ (mA) 4.70 12.00 7.00 - - 0.55
PSRR (dB) 70 67 68 70 77 82
SNR (dB) 98 - 102 117 94 100
THD (%) 0.030 0.001 0.01 0.001 0.020 0.02
η (%) 76 88 85 85 89 84
Supply (V) 4.2 5.0 5.0 5.0 2.7 2.7
Load (Ω) 8 6 8 8 8 8
fs (kHz) 410 450 1800 600 450 380
POUT (mW) 700 10000 1400 1400 250 410
Area (mm2) 0.44 10.15 - 6.00 1.49 1.65
Process 90nm 0.6μm - 0.7μm 0.5μm 0.5μm
DCMOS BCDMOS CMOS CMOS CMOS
Topology PWM ΣΔ ΣΔ Hysteretic SMC ISMC
Table B.1 compares the performance of the presented CDA to that of the state-of-the-
art audio ampliﬁers. We have included both controller’s power Pc and quiescent power PQ
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because we do not have complete information about the total quiescent power of previous
works. Compared to previously published CDAs, the proposed CDA with ISMC improves
PSRR by at least 5 dB, and consumes at least 30 % less controller power.
B.4 Conclusion
This paper has presented the design, implementation, and experimental results of a
high PSRR clock-free current-controlled class-D ampliﬁer. The proposed audio ampliﬁer
is based on integral sliding mode control to ensure robust operation and to provide zero
steady-state error. The prototype has linearity and efﬁciency comparable to the state-of-
the-art yet requires 30 % less controller power and improves the PSRR. Furthermore, we
measured a power supply induced intermodulation distortion of approximately -90 dBc
for an input voltage signal of 2 Vpp at 1 kHz and sinusoidal power-supply ripple of 300
mVpp at 217 Hz superimposed on the DC level.
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